FABRICATION OF HIGH ASPECT RATIO THROUGH SILICON VIAS (TSVs) BY MAGNETIC ASSEMBLY OF NICKEL WIRES

被引:0
|
作者
Fischer, A. C. [1 ]
Roxhed, N. [1 ]
Haraldsson, T. [1 ]
Heinig, N. [1 ]
Stemme, G. [1 ]
Niklaus, F. [1 ]
机构
[1] KTH Royal Inst Technol, Stockholm, Sweden
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Three-dimensional (3D) integration of electronics and/or MEMS-based transducers is an emerging technology that vertically interconnects stacked dies using through silicon vias (TSVs). They enable the realization of devices with shorter signal lengths, smaller packages and lower parasitic capacitances, which can result in higher performance and lower costs of the system. This paper presents a novel low-cost fabrication technique for solid metal-filled TSVs using nickel wires as conductive path. The wires are placed in the via hole of a silicon wafer by magnetic self-assembly. This metal filling technique enables through-wafer vias with high aspect ratios and potentially eliminates characteristic cost drivers of the TSV production such as metallization processes, wafer thinning and general issues associated with thin-wafer handling.
引用
收藏
页码:37 / 40
页数:4
相关论文
共 50 条
  • [41] Tailored femtosecond Bessel beams for high-throughput, taper-free through-Silicon vias (TSVs) fabrication
    He, Fei
    Yu, Junjie
    Chu, Wei
    Wang, Zhaohui
    Tan, Yuanxin
    Cheng, Ya
    Sugioka, Koji
    LASER APPLICATIONS IN MICROELECTRONIC AND OPTOELECTRONIC MANUFACTURING (LAMOM) XXI, 2016, 9735
  • [42] Characterizing Transport Limitations during Copper Electrodeposition of High Aspect Ratio Through-Silicon Vias
    Akolkar, Rohan
    ECS ELECTROCHEMISTRY LETTERS, 2013, 2 (02) : D5 - D8
  • [43] Fabrication and formation of Ta/Pt-Si ohmic contacts applied to high-temperature Through Silicon Vias (TSVs)
    Gueye, R.
    Akiyama, T.
    Briand, D.
    de Rooij, N. F.
    SENSORS AND ACTUATORS A-PHYSICAL, 2013, 191 : 45 - 50
  • [44] Microwave characterization and modeling of high aspect ratio through-wafer interconnect vias in silicon substrates
    Leung, LLW
    Chen, KJ
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2005, 53 (08) : 2472 - 2480
  • [45] Wafer-Level Wet Etching of High-Aspect-Ratio Through Silicon Vias (TSVs) with High Uniformity and Low Cost for Silicon Interposers with High-Density Interconnect of 3D Packaging
    Li, Liyi
    Wu, Jiali
    Wong, C. P.
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1417 - 1422
  • [46] Fabrication of a high aspect ratio nanoporous array on silicon
    Ho, Jing-Yu
    Chang, Kang J.
    Wang, Gou-Jen
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2012, 18 (11): : 1849 - 1856
  • [47] Fabrication of a high aspect ratio nanoporous array on silicon
    Jing-Yu Ho
    Kang J. Chang
    Gou-Jen Wang
    Microsystem Technologies, 2012, 18 : 1849 - 1856
  • [48] Fabrication of High Aspect Ratio Silicon Nanochannel Arrays
    Bien, Daniel C. S.
    Lee, Hing Wah
    Saman, Rahimah Mohd
    ECS SOLID STATE LETTERS, 2012, 1 (03) : P45 - P47
  • [49] The demonstration of Carbon Nano-Tubes (CNTs) as a promising high Aspect Ratio (>25) Through Silicon Vias (TSVs) material for the vertical connection in the high dense 3DICs
    Lu, P-Y
    Yen, C-M
    Chang, S-Y
    Feng, Y-J
    Lien, C.
    Hu, C-W
    Yao, C-W
    Lee, M-H
    Liao, M-H
    2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,
  • [50] Completely Filling of Through-Silicon-Vias with High Aspect Ratio by High Cavity Physical Vapor Deposition and Electroplating
    Wang, Manyu
    Li, Ke
    Bao, Shuchao
    Liu, Zhongliang
    Zhu, Yunting
    Wang, Jiahui
    Xia, Qifei
    Wu, Shaocheng
    Yu, Daquan
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,