Evaluation and optimization of package processing, design, and reliability through solder joint profile prediction

被引:2
|
作者
Yeung, BH [1 ]
Lee, TYT [1 ]
机构
[1] Motorola Inc, Interconnect Syst Labs, Tempe, AZ 85284 USA
关键词
D O I
10.1109/ECTC.2001.927906
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Solder joints are generated using a variety of methods to provide both mechanical and electrical connection for applications such as flip-chip, wafer level packaging, line pitch, ball-grid array, and chip scale packages. Solder joint shape prediction has been incorporated as a key tool to aid in process development, wafer level and package level design and development, assembly, and reliability enhancement. This work demonstrates the application of an analytical model and the Surface Evolver software in analyzing a variety of solder processing methods and package types. Bump and joint shape prediction was conducted for the design of wafer level bumping, flip-chip assembly, and wafer level packaging. The results from the prediction methodologies are validated with experimentally measured geometries at each level of design.
引用
收藏
页码:925 / 930
页数:6
相关论文
共 50 条
  • [31] Solder joint reliability of a low cost chip size package - NuCSP
    Lau, JH
    MICROELECTRONICS AND RELIABILITY, 1998, 38 (10): : 1519 - 1529
  • [32] Solder joint reliability of a low cost chip size package - NuCSP
    Lau, JH
    1997 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1997, 3235 : 691 - 696
  • [33] Reliability of lead free solder joint by using chip size package
    Hirano, T
    Fukuda, K
    Ito, K
    Kiga, T
    Taniguchi, Y
    PROCEEDINGS OF THE 2001 IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND THE ENVIRONMENT, CONFERENCE RECORD, 2001, : 285 - 289
  • [34] Effect of package and board characteristics on solder joint reliability of MicroStar BGA
    Variyam, M
    Chiu, TC
    Sundararaman, V
    Edwards, D
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 583 - 588
  • [35] Design, fabrication and comparison of lead-free/eutectic solder joint reliability of flip chip package
    Peng, CT
    Chiang, KN
    Ku, T
    Chang, K
    THERMAL AND MECHANICAL SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS, 2004, : 149 - 156
  • [36] A review and prediction of chip scale solder joint reliability
    Ghaffarian, R
    1997 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1997, 3235 : 109 - 110
  • [37] Solder joint reliability evaluation of chip scale package using a modified Coffin-Manson equation
    Shohji, I
    Mori, H
    Orii, Y
    MICROELECTRONICS RELIABILITY, 2004, 44 (02) : 269 - 274
  • [38] Solder Joint Reliability Enhancement through Surface Mounting Solder Joint Reflow Optimization in Enterprise Grade Solid State Drives (SSDs)
    Moideen, Mohammad Zainudeen
    Chong Leong, Gan
    2016 IEEE 37TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY (IEMT) & 18TH ELECTRONICS MATERIALS AND PACKAGING (EMAP) CONFERENCE, 2016,
  • [39] Solder Joint Reliability Enhancement through Surface Mounting Solder Joint Reflow Optimization in Enterprise Grade Solid State Drives (SSDs)
    Moideen, Mohammad Zainudeen
    Leong, Chong Gan
    2016 IEEE 37TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY (IEMT) & 18TH ELECTRONICS MATERIALS AND PACKAGING (EMAP) CONFERENCE, 2016,
  • [40] Study on the solder joint reliability of Plastic Ball Grid Array package for high reliability application
    Lin, Pengrong
    Lv, Xiaorui
    Ding, Yajun
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 1429 - 1433