2-D torus inter-chip network on EOPCB for locally intensive communication

被引:0
|
作者
Feng Yonghua [1 ]
Luo Fengguang [1 ]
Yuan Jing [1 ]
机构
[1] Huazhong Univ Sci & Technol, Sch Optoelect Sci & Engn, Wuhan 430074, Peoples R China
关键词
chip network; electro-optical printed circuit board (EOPCB); optical cross-connects (OXCs); combination network; multistage interconnection networks (MINs);
D O I
10.1117/12.774805
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
A star-based two-dimensional (2-D) torus inter-chip network on electro-optical printed circuit board (EOPCB) is proposed to provide a simple and effective interconnection solution for such a real-time distributed parallel systems as satellite image processing, which is characterized with locally intensive communication. The proposed hybrid interconnection network has a hierarchical structure where the higher level is a 2-D torus network of 8 x 8 optical cross-connects (OXCs) and the lower level is a cluster of processors connected in star topology using 4 x 4 OXCs. EOPCB is used to eliminate the electrical bottleneck of high speed interconnection on board. OXCs are used to eliminate the expensive E/O/E conversion of electrical routers and provide a transparent optical channel between processors. A new approach based on combination network is proposed to construct 4 x 4 and 8 x 8 OXCs with 2 x 2 optical crossbars.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] Miniaturized on Chip Antenna for Inter-chip and Intra-chip Wireless Communication in 90nm CMOS
    Gorla, Hemachandra
    Addison, David W.
    Khan, Muhammad R.
    Zhang, Zhichao
    Harackiewicz, Frances J.
    Chen, Lee
    Klymyshyn, David M.
    2012 IEEE INTERNATIONAL CONFERENCE ON WIRELESS INFORMATION TECHNOLOGY AND SYSTEMS (ICWITS), 2012,
  • [22] Reusable design of inter-chip communication interfaces for next generation of adaptive computing systems
    Kotzsch, V
    Schneider, J
    Döring, G
    SYSTEMS ASPECTS IN ORGANIC AND PERVASIVE COMPUTING - ARCS 2005, PROCEEDINGS, 2005, 3432 : 167 - 177
  • [23] A New Encoding Mechanism for Low Power Inter-Chip Serial Communication in Asynchronous Circuits
    Yoneda, Tomohiro
    Imai, Masashi
    2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 395 - 398
  • [24] IAM: an improved mapping on a 2-D network on chip to reduce communication cost and energy consumption
    Mazaheri Kalahroudi, Parisa
    Yaghoubi, Elham
    Barekatain, Behrang
    PHOTONIC NETWORK COMMUNICATIONS, 2021, 41 (01) : 78 - 92
  • [25] IAM: an improved mapping on a 2-D network on chip to reduce communication cost and energy consumption
    Parisa Mazaheri Kalahroudi
    Elham Yaghoubi
    Behrang Barekatain
    Photonic Network Communications, 2021, 41 : 78 - 92
  • [26] Improvement of Transmission between Vivaldi Antennas for Inter-Chip Wireless Interconnect Network
    Martin, Pierre Marie
    Le Gouguec, Thierry
    Mahdi, Najib
    2015 IEEE 19TH WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2015,
  • [27] Active crosstalk cancel for high-density inductive inter-chip wireless communication
    Kumar, A
    Miura, N
    Muqsith, M
    Kuroda, T
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 271 - 276
  • [28] Performance model for inter-chip communication considering inductive cross-talk and cost
    LaMeres, BJ
    Khatri, SP
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4130 - 4133
  • [29] A 65fJ/b Inter-Chip Inductive-Coupling Data Transceivers Using Charge-Recycling Technique for Low-Power Inter-Chip Communication in 3-D System Integration
    Niitsu, Kiichi
    Kawai, Shusuke
    Miura, Noriyuki
    Ishikuro, Hiroki
    Kuroda, Tadahiro
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (07) : 1285 - 1294
  • [30] An Adaptive Routing of the 2-D Torus Network Based on Turn Model
    Miura, Yasuyuki
    Shimozono, Kentaro
    Watanabe, Shigeyoshi
    Matoyama, Kazuya
    2013 FIRST INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), 2013, : 587 - 591