Simple fault-tolerant method to balance load in network-on-chip

被引：7
|
作者：
Xie, Ruilian [1 ]
Cai, Jueping [1 ]
Xin, Xin [1 ]
机构：
[1] Xidian Univ, State Key Lab Wide Bandgap Semicond Technol Disci, Xian 710071, Peoples R China
来源：
ELECTRONICS LETTERS | 2016年 / 52卷 / 10期
关键词：
network-on-chip; resource allocation; fault tolerance; NoC; LBMF routing method; load-balancing multirouter fault-tolerant routing method; fault-tolerant odd-even turn model; FTOE turn model; MESHES;
D O I：
10.1049/el.2015.3150
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A fault-tolerant odd-even (FTOE) turn model and load-balancing multi-router fault-tolerant (LBMF) routing method that do not use virtual channels for mesh network-on-chip (NoC) are presented. Applying FTOE rules and routing packets around faulty regions in advance, LBMF balances the load around the faulty regions, and then the fault-tolerant paths are shortened. Simulation results show that LBMF's network injection rate can be improved than related works by 25, 40% for 16 x 16 mesh and in the presence of 20 faults.
引用
收藏
页码：814 / 816
页数：2
相关论文
共 50 条
  • [41] Low-Cost Adaptive and Fault-Tolerant Routing Method for 2D Network-on-Chip
    Xie, Ruilian
    Cai, Jueping
    Xin, Xin
    Yang, Bo
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2017, E100D (04) : 910 - 913
  • [42] An Innovative Fault-Tolerant Method for 2-D Mesh-Based Network-on-Chip Routing
    Mohtashamzadeh, Mehdi
    Momeni, Ladan
    Rezazadeh, Arshin
    UKSIM FIFTH EUROPEAN MODELLING SYMPOSIUM ON COMPUTER MODELLING AND SIMULATION (EMS 2011), 2011, : 339 - 343
  • [43] Fault tolerant algorithms for network-on-chip interconnect
    Pirretti, M
    Link, GM
    Brooks, RR
    Vijaykrishnan, N
    Kandemir, M
    Irwin, MJ
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 46 - 51
  • [44] Fault tolerant source routing for network-on-chip
    Kim, Young Bok
    Kim, Yong-Bin
    DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 12 - 20
  • [45] ATARDS: An Adaptive Fault-Tolerant Strategy to Cope with Massive Defects in Network-on-Chip Interconnections
    Kologeski, Anelise
    Concatto, Caroline
    Kastensmidt, Fernanda Lima
    Carro, Luigi
    2012 IEEE/IFIP 20TH INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP (VLSI-SOC), 2012, : 24 - 29
  • [46] Router-shared-pair mesh: a reconfigurable fault-tolerant network-on-chip architecture
    Chen, Yali
    Ren, Kaixin
    Gu, Naijie
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2018, 10 (06) : 526 - 536
  • [47] Novel Fault-Tolerant Routing Technique for ZMesh Topology based Network-on-Chip Design
    Bhanu, P. Veda
    Govil, Vibhor
    Jagadeesh, Samala
    Soumya, J.
    Cenkeramaddi, Linga Reddy
    PROCEEDINGS OF THE 15TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA 2020), 2020, : 1070 - 1074
  • [48] LBFT: a fault-tolerant routing algorithm for load-balancing network-on-chip based on odd–even turn model
    Ruilian Xie
    Jueping Cai
    Xin Xin
    Bo Yang
    The Journal of Supercomputing, 2018, 74 : 3726 - 3747
  • [49] An Optimized Topology Reconfiguration Bidirectional Searching Fault-tolerant Algorithm for REmesh Network-on-Chip
    Fu, Fang-Fa.
    Niu, Na.
    Xian, Xiao-He.
    Wang, Jin-Xiang.
    Lai, Feng-Chang.
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 303 - 306
  • [50] A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip
    Zhang, Zhen
    Greiner, Alain
    Taktak, Sami
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 441 - +
12345