Hierarchical Simulation of Process Variations and Their Impact on Circuits and Systems: Methodology

被引:11
|
作者
Lorenz, Juergen K. [1 ]
Baer, Eberhard [1 ]
Clees, Tanja [2 ]
Jancke, Roland [3 ]
Salzig, Christian P. J. [4 ]
Selberherr, Siegfried [5 ]
机构
[1] Fraunhofer Inst Integrated Syst & Device Technol, D-91058 Erlangen, Germany
[2] Fraunhofer Inst Algorithms & Sci Comp SCAI, D-53754 St Augustin, Germany
[3] Fraunhofer Inst Integrated Circuits IIS EAS, Div Design Automat, D-01069 Dresden, Germany
[4] Fraunhofer Inst Ind Math ITWM, D-67663 Kaiserslautern, Germany
[5] Vienna Univ Technol, Inst Microelect, A-1040 Vienna, Austria
关键词
Circuit simulation; manufacturability; process modeling; semiconductor device modeling; sensitivity; yield;
D O I
10.1109/TED.2011.2150225
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Process variations increasingly challenge the manufacturability of advanced devices and the yield of integrated circuits. Technology computer-aided design (TCAD) has the potential to make key contributions to minimize this problem, by assessing the impact of certain variations on the device, circuit, and system. In this way, TCAD can provide the information necessary to decide on investments in the processing level or the adoption of a more variation tolerant process flow, device architecture, or design on circuit or chip level. In this first of two consecutive papers, sources of process variations and the state of the art of related simulation tools are reviewed. An approach for hierarchical simulation of process variations including their correlations is presented. The second paper, also published in this issue, presents examples of simulation results obtained with this methodology.
引用
收藏
页码:2218 / 2226
页数:9
相关论文
共 50 条
  • [21] A novel methodology to combine and speed-up the verification process of simulation and measurement of integrated circuits
    Pirker-Fruehauf, Anton
    Kunze, Matthias
    2008 IEEE AUTOTESTCON, VOLS 1 AND 2, 2008, : 110 - +
  • [22] A hierarchical decomposition methodology for single-stage clock circuits
    Ellis, G
    Pileggi, LT
    Rutenbar, RA
    PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 115 - 118
  • [23] Simulation and analysis of inductive impact on VLSI interconnects in the presence of process variations
    Qi, XN
    Lo, SC
    Luo, YS
    Gyure, A
    Shahram, M
    Singhal, K
    CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 309 - 312
  • [24] A simulation study on the impact of lithographic process variations on CMOS device performance
    Fuehner, Tim
    Kampen, Christian
    Kodrasi, Ina
    Burenkov, Alexander
    Erdmann, Andreas
    OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924
  • [25] A hierarchical test methodology for systems on chip
    Li, JF
    Huang, HJ
    Chen, JB
    Su, CP
    Wu, CW
    Cheng, C
    Chen, SI
    Hwang, CY
    Lin, HP
    IEEE MICRO, 2002, 22 (05) : 69 - 81
  • [26] Photonic Integrated Circuits: a Study on Process Variations
    Nikdast, Mahdi
    Nicolescu, Gabriela
    Trajkovic, Jelena
    Liboiron-Ladouceur, Odile
    2016 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2016,
  • [27] A Hierarchical Approach for the Estimation of Environmental Impact of a Chemical Process: from Molecular Modeling to Process Simulation
    Fermeglia, Maurizio
    Longo, Gennaro
    Toma, Letitia
    17TH EUROPEAN SYMPOSIUM ON COMPUTER AIDED PROCESS ENGINEERING, 2007, 24 : 1199 - 1204
  • [28] Simulation methodology for analysis of substrate noise impact on analog/RF circuits including interconnect resistance
    Soens, C
    Van der Plas, G
    Wambacq, P
    Donnay, S
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 270 - 276
  • [29] Negative chemical amplification process simulation in integrated circuits and microelectromechanical systems fabrication
    Zhou, ZF
    Huang, QA
    Li, WH
    Lu, W
    ICO20: MEM, MOEMS, AND NEMS, 2006, 6032
  • [30] Memristive Circuits for the Simulation of the Earthquake Process
    Tastzoglou, Grigorios
    Ntinas, Vasileios
    Georgoudas, Ioakeim G.
    Amanatiadis, Angelos
    Sirakoulis, Georgios Ch.
    2019 8TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2019,