共 50 条
- [5] A hierarchical decomposition methodology for multistage clock circuits 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 266 - 273
- [6] ALAMO:: An improved σ-space based methodology for modeling process parameter variations in analog circuits 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 154 - +
- [7] Hierarchical modeling in the simulation of electronic circuits CAS'98 PROCEEDINGS - 1998 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 21ST EDITION, VOLS 1 AND 2, 1998, : 497 - 500
- [8] Efficient simulation for hierarchical and partitioned circuits TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 236 - 241
- [10] Modeling the impact of process and operation variations on the soft error rate of digital circuits Science China Information Sciences, 2017, 60