Five-Level Converter with Selective Harmonic Elimination for STATCOM

被引:0
|
作者
Balikci, Abdul [1 ]
Akpinar, Eyup [1 ]
机构
[1] Dokuz Eylul Univ, Elect & Elect Engn, Kaynaklar Kampusu, TR-35160 Izmir, Turkey
关键词
Statcom; selective harmonic elimination; multilevel converter; MULTILEVEL CONVERTER; REDUCED NUMBER; VOLTAGE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, five-level Static Synchronous Compensator (STATCOM) is analyzed with reduced number of power switches. The simulation has been performed by using a digital signal processing unit (DSP) and Matlab/Simulink together. Selective harmonic elimination, single phase real (P) and reactive (Q) power methods are used to control power flow in the delta connected converter. The response of STATCOM is investigated under inductive loading conditions. All the control algorithm is programmed on DSP and grid connected AC/DC converter is simulated in Matlab/Simulink. The predicted results from Matlab and DSP TMS320F28335 have been presented.
引用
收藏
页码:129 / 134
页数:6
相关论文
共 50 条
  • [21] Analytical Method for Pattern Generation in Five-Level Cascaded H-Bridge Inverter Using Selective Harmonic Elimination
    Buccella, Concettina
    Cecati, Carlo
    Cimoroni, Maria Gabriella
    Razi, Kaveh
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (11) : 5811 - 5819
  • [22] Harmonic Elimination and Power Regulation Based Five-level Inverter for Supplying IPT Systems
    Li, Yong
    Mai, Ruikun
    Lu, Liwen
    He, Zhengyou
    Liu, Shaoqing
    2015 IEEE PELS WORKSHOP ON EMERGING TECHNOLOGIES - WIRELESS POWER (WOW), 2015,
  • [23] Research on five-level unit cascaded converter
    Jing, Huabing
    Nian, Xiaohong
    Li, Jun
    Qin, Canhua
    He, Bojun
    Gaojishu Tongxin/Chinese High Technology Letters, 2012, 22 (08): : 875 - 880
  • [24] Selective Harmonic Elimination for a 27-Level Asymmetric Multilevel Converter
    Munoz, Javier
    Torres, Ignacio
    Guzman, Johan
    Baier, Carlos
    Melin, Pedro
    Rohten, Jaime
    Espinoza, Jose
    Silva, Jose
    2017 1ST IEEE INTERNATIONAL CONFERENCE ON ENVIRONMENT AND ELECTRICAL ENGINEERING AND 2017 17TH IEEE INDUSTRIAL AND COMMERCIAL POWER SYSTEMS EUROPE (EEEIC / I&CPS EUROPE), 2017,
  • [25] Five-level cascade asymmetric multilevel converter
    Gonzalez, S. A.
    Valla, M. I.
    Christiansen, C. F.
    IET POWER ELECTRONICS, 2010, 3 (01) : 120 - 128
  • [26] Selective harmonic elimination strategy for cascaded H-bridge five-level inverter with arbitrary power sharing among the cells
    Hajizadeh, Mehdi
    Fathi, Seyed Hamid
    IET POWER ELECTRONICS, 2016, 9 (01) : 95 - 101
  • [27] RPWM selective voltage harmonic elimination method for single-phase five-level MPUC inverter based on cell division
    Li, Guohua
    Cao, Dongman
    Wang, Yufeng
    IET GENERATION TRANSMISSION & DISTRIBUTION, 2021, 15 (20) : 2847 - 2856
  • [28] Analysis and Experimental Validation of Selective Harmonic Elimination in Single-Phase Five-Level Inverter using Particle Swarm Optimization Algorithm
    Maamar A.E.T.
    Electronics, 2022, 26 (02) : 65 - 72
  • [29] Selective Harmonic Elimination Technique for a 27-Level Asymmetric Multilevel Converter
    Torres, Ignacio
    Munoz, Javier
    Rojas, Diego
    Espinosa, Eduardo E.
    ENERGIES, 2022, 15 (10)
  • [30] Analysis of a space vector modulated five-level converter
    Saeedifard, M.
    Iravani, R.
    Pou, J.
    2007 IEEE POWER ENGINEERING SOCIETY GENERAL MEETING, VOLS 1-10, 2007, : 21 - +