Parameterized model checking of networks of timed automata with Boolean guards

被引:5
|
作者
Spalazzi, Luca [1 ]
Spegni, Francesco [1 ]
机构
[1] Univ Politecn Marche, DII, Ancona, Italy
关键词
Parameterized model checking; Timed automata; Cutoff theorems; Parameterized systems; VERIFICATION; SYSTEMS; ABSTRACTION; CUTOFF;
D O I
10.1016/j.tcs.2019.12.026
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Parameterized model checking is a formal verification technique for verifying that some specifications hold in systems consisting of many similar cooperating but indistinguishable processes. The problem is known to be undecidable in general, even when restricted to reachability properties. To overcome this limitation, several techniques have been explored to address specific system families, logical formulas or topologies of process networks. Some use the notion of cutoff, i.e. if a certain property is verified for systems up to a certain size (the cutoff) then it is verified for systems of any size. Here we analyze the case of networks consisting of an arbitrary number of timed automata that can synchronize by looking at which state the neighbors are currently. We show that cutoffs exist independently from the checked formula, with or without a distinguished process acting as controller. We show how, exploiting the cutoffs, we can obtain upper bounds on complexity of the parameterized model-checking problem. Finally, we show how to use the theoretical results in order to model and verify a distributed algorithm for clock synchronization based on gossip techniques. (C) 2020 Elsevier B.V. All rights reserved.
引用
收藏
页码:248 / 269
页数:22
相关论文
共 50 条
  • [41] Dealing with practical limitations of distributed model checking for timed automata
    Braberman, V.
    Olivero, A.
    Schapachnik, F.
    FORMAL METHODS IN SYSTEM DESIGN, 2006, 29 (02) : 197 - 214
  • [42] SAT-based Unbounded Model Checking of Timed Automata
    Penczek, Wojciech
    Szreter, Maciej
    FUNDAMENTA INFORMATICAE, 2008, 85 (1-4) : 425 - 440
  • [43] Robust Model Checking of Timed Automata under Clock Drifts
    Roohi, Nima
    Prabhakar, Pavithra
    Viswanathan, Mahesh
    PROCEEDINGS OF THE 20TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (PART OF CPS WEEK) (HSCC' 17), 2017, : 153 - 162
  • [44] An Experiment on Decision Diagrams for Model Checking Probabilistic Timed Automata
    Ji, Wei
    Wang, Farn
    Wu, Peng
    Lv, Yi
    2016 21ST INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS (ICECCS 2016), 2016, : 111 - 121
  • [45] SAT-based unbounded model checking of timed automata
    Penczek, Wojciech
    Szreter, Maciej
    SEVENTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2007, : 236 - 237
  • [46] Model checking timed automata with priorities using DBM subtraction
    David, Alexandre
    Hakansson, John
    Larsen, Kim G.
    Pettersson, Paul
    FORMAL MODELING AND ANALYSIS OF TIMED SYSTEMS, 2006, 4202 : 128 - 142
  • [47] MODEL CHECKING ONE-CLOCK PRICED TIMED AUTOMATA
    Bouyer, Patricia
    Larsen, Kim G.
    Markey, Nicolas
    LOGICAL METHODS IN COMPUTER SCIENCE, 2008, 4 (02)
  • [48] Checking Timed Automata for LinearDuration Properties
    赵建华
    JournalofComputerScienceandTechnology, 2000, (05) : 423 - 429
  • [49] Are Timed Automata Bad for a Specification Language? Language Inclusion Checking for Timed Automata
    Sun, Jun
    ELECTRONIC PROCEEDINGS IN THEORETICAL COMPUTER SCIENCE, 2014, (156): : 2 - 2
  • [50] On continuous timed automata with input-determined guards
    Chevalier, Fabrice
    D'Souza, Deepak
    Prabhakar, Pavithra
    FSTTCS 2006: FOUNDATIONS OF SOFTWARE TECHNOLOGY AND THEORETICAL COMPUTER SCIENCE, PROCEEDINGS, 2006, 4337 : 369 - +