A Novel Multiplier-Less LMS Adaptive Filter Design Based on Offset Binary Coded Distributed Arithmetic

被引:9
|
作者
Ahmad, Shawez [1 ]
Khawaja, Sajid Gul [1 ]
Amjad, Naeem [1 ]
Usman, Muhammad [1 ]
机构
[1] Natl Univ Sci & Technol, Coll Elect & Mech Engn, Islamabad 46000, Pakistan
关键词
Adaptive filter; distributed arithmetic (DA); half memory algorithm (HM); least mean square (LMS); offset binary coding (OBC); ARCHITECTURE; SYSTEM; ALGORITHM;
D O I
10.1109/ACCESS.2021.3083282
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Multiply-Accumulate (MAC) operation is the backbone of Least Mean Squares (LMS) digital adaptive filters. Implementing LMS on hardware platform as a Fully Dedicated Architecture (FDA) multiplier becomes bottleneck for higher order filters, prompting high area, cost and power requirements and hence renders the design unsuited for practical implementation. In this paper, we have proposed a composite design that makes use of Distributed Arithmetic (DA) to replace the bottleneck multiplier with memory units that store Partial Products (PPs) to emulate multiplication. The depth of these memory units tends to exponentially grow as the filter order rises. To manage that, we have used Half Memory algorithm (HM) and Offset Binary Coding (OBC) to refine the structure of PPs such that the memory size is reduced at least by a factor of 4 for the same filter order. The proposed design improves system's Throughput, Critical Path Delay, Power Consumption and FPGA Resource Utilization. However, it introduces Latency in both the output and update segments of the LMS algorithm. To provide an option between resource utilization and latency, we have suggested a mechanism to halve the originally produced latency by the Parallel Processing of input bit steam w.r.t even and odd bits. Moreover, we have also proposed a method that reduces the latency of update module at the slight expense of other design attributes. The fundamental structure of the proposed design is flexible owing to the dynamic memory structure as well as the option to choose between latency and resource minimization. Simulations have been carried out in Xilinx Vivado and conclusions have been drawn by comparing both FDA and DA based designs. Results for a 16-tap filter indicate a remarkable improvement in Throughput, Area Utilization and Power Consumption by 18%, 5% and 3.5% respectively at the expense of 4x escalated latency. The Half Latency method allowed the latency to drop 2x but with slightly elevated power and area attributes.
引用
收藏
页码:78138 / 78152
页数:15
相关论文
共 50 条
  • [21] Meta-heuristic evolutionary algorithms for the design of optimal multiplier-less recombination filter banks
    Bindiya, T. S.
    Elias, Elizabeth
    INFORMATION SCIENCES, 2016, 339 : 31 - 52
  • [22] Low Complexity and Critical Path based VLSI Architecture for LMS Adaptive Filter using Distributed Arithmetic
    Khan, Tasleem
    Ahamed, Shaik Rafi
    Brewer, Forrest
    2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 127 - 132
  • [23] A Low-Complexity Multiplier-Less Filter Bank Based on Modified IFIR for the SDR Channelizer
    Varghese, Rinu C.
    Amir, A.
    IETE JOURNAL OF RESEARCH, 2024, 70 (04) : 3334 - 3346
  • [24] Cost-efficient multiplier-less FIR filter structure based on Modified Decor transformation
    Lee, IH
    Wu, CS
    Wu, AY
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 1065 - 1068
  • [25] Multiplier-less realization of a poly-phase filter using LUT-based FPGAs
    Turner, RH
    Woods, R
    Courtney, T
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 192 - 201
  • [26] On the efficient realization and design of multiplier-less two-channel perfect reconstruction FIR filter banks
    Pun, K
    Chan, S
    Xie, X
    Ho, K
    Yuk, T
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 4040 - 4040
  • [27] On the Performance of the BLMS Adaptive Filter based on Distributed Arithmetic
    Changavi, Avinash
    Ogunfunmi, Tokunbo
    2017 IEEE AFRICON, 2017, : 377 - 383
  • [28] Design analysis of a distributed arithmetic adaptive FIR filter on an FPGA
    Huang, W
    Krishnan, V
    Allred, D
    Yoo, H
    CONFERENCE RECORD OF THE THIRTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2003, : 926 - 930
  • [29] A Novel Adaptive Filter Implementation Scheme Using Distributed Arithmetic
    Guo, Rui
    DeBrunner, Linda S.
    2011 CONFERENCE RECORD OF THE FORTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS (ASILOMAR), 2011, : 160 - 164
  • [30] Modified Sliding-Block Distributed Arithmetic with Offset Binary Coding for Adaptive Filters
    Walter Huang
    David V. Anderson
    Journal of Signal Processing Systems, 2011, 63 : 153 - 163