Numerical and analytical simulations of Suspended Gate - FET for ultra-low power inverters

被引:4
|
作者
Tsamados, D. [1 ]
Chauhan, Y. S. [1 ]
Eggimann, C. [1 ]
Akarvardar, K. [2 ]
Wong, H. S. Philip [2 ]
Ionescu, Adrian M. [1 ]
机构
[1] Ecole Polytech Fed Lausanne, Lab Micro & Nanoelect Devices, CH-1015 Lausanne, Switzerland
[2] Stanford Univ, Stanford, CA 94305 USA
基金
美国国家科学基金会;
关键词
D O I
10.1109/ESSDERC.2007.4430905
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes, for the first time, the investigation of the SG-FET small slope switch based on a hybrid numerical simulation approach combining ANSYS (TM) Multiphysics and ISE-DESSIS (TM) in a self-consistent system. The proposed hybrid numerical simulations uniquely enables the investigation of the physics of complex Micro-Electro-Mechanical/solid-state devices, such as SG-FET. Abrupt switching and effect of gate charges are demonstrated. The numerical data serves to calibrate an analytical EKV-based SG-FET model, which is the used to design and originally simulate a sub-micron (90nm) scaled SG-FET complementary inverter. It is demonstrated that, due to abrupt switch in the subthreshold region and electro-mechanical hysteresis, the SG-FET inverter provides significant power saving (1-2 decades reduction of inverter peak current and practically, no leakage power) compared with traditional CMOS inverter.
引用
收藏
页码:167 / +
页数:2
相关论文
共 50 条
  • [21] Exploration of Si/Ge Tunnel FET Bit Cells for Ultra-low Power Embedded Memory
    Amir, Mohammad Faisal
    Trivedi, Amit R.
    Mukhopadhyay, Saibal
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2016, 6 (02) : 185 - 197
  • [22] Ultra-Low Vπ Suspended Quantum Well Waveguides
    Stievater, T. H.
    Park, D.
    Rabinovich, W. S.
    Pruessner, M. W.
    Kanakaraju, S.
    Richardson, C. J. K.
    Khurgin, J. B.
    2012 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO), 2012,
  • [23] Ultra-Low Power and Ultra-Low Voltage Devices and Circuits for IoT Applications
    Hiramoto, T.
    Takeuchi, K.
    Mizutani, T.
    Ueda, A.
    Saraya, T.
    Kobayashi, M.
    Yamamoto, Y.
    Makiyama, H.
    Yamashita, T.
    Oda, H.
    Kamohara, S.
    Sugii, N.
    Yamaguchi, Y.
    2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 146 - 147
  • [24] Ultra-low power MOSFET and Tunneling FET technologies using III-V and Ge
    Takagi, Shinichi
    Takenaka, Mitsuru
    2017 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS), 2017,
  • [25] A Noise Immune Double Suspended Gate MOSFET for Ultra Low-Power Applications
    Sengupta, Savio Jay
    Goswami, Bijoy
    Das, Pritam
    Sarkar, Subir Kumar
    SILICON, 2022, 14 (10) : 5091 - 5101
  • [26] A Noise Immune Double Suspended Gate MOSFET for Ultra Low-Power Applications
    Savio Jay Sengupta
    Bijoy Goswami
    Pritam Das
    Subir Kumar Sarkar
    Silicon, 2022, 14 : 5091 - 5101
  • [27] A Noise Immune Double Suspended Gate MOSFET for Ultra Low-Power Applications
    Sengupta, Savio Jay
    Goswami, Bijoy
    Das, Pritam
    Sarkar, Subir Kumar
    Silicon, 2022, 14 (10): : 5091 - 5101
  • [28] A novel ultra-low-power gate overlap tunnel FET (GOTFET) dynamic adder
    Vidhyadharan, Sanjay
    Dan, Surya Shankar
    Yadav, Ramakant
    Hariprasad, Simhadri
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2020, 107 (10) : 1663 - 1681
  • [29] Modeling and design of an ultra low-power NEMS relays: application to logic gate inverters
    Hatem Samaali
    Fehmi Najar
    Amar Chaalane
    Analog Integrated Circuits and Signal Processing, 2020, 104 : 17 - 26
  • [30] Modeling and design of an ultra low-power NEMS relays: application to logic gate inverters
    Samaali, Hatem
    Najar, Fehmi
    Chaalane, Amar
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 104 (01) : 17 - 26