RISC32-LP: Low-Power FPGA-Based IoT Sensor Nodes With Energy Reduction Program Analyzer

被引:9
|
作者
Tan, Beng-Liong [1 ]
Mok, Kai-Ming [1 ]
Chang, Jing-Jing [1 ]
Lee, Wai-Kong [2 ]
Hwang, Seong Oun [2 ]
机构
[1] Univ Tunku Abdul Rahman, Dept Comp & Commun Technol, Fac Informat & Commun Technol, Kampar 31900, Malaysia
[2] Gachon Univ, Dept Comp Engn, Seongnam 13120, South Korea
基金
新加坡国家研究基金会;
关键词
Internet of Things; Field programmable gate arrays; Energy consumption; Power demand; Hardware; Task analysis; Clocks; Clock gating (CG); dynamic voltage and frequency scaling (DVFS); energy saving; field-programmable gate array (FPGA); Internet of Things (IoT); low power; sensor nodes; ARCHITECTURE; VOLTAGE;
D O I
10.1109/JIOT.2021.3103035
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Field-programmable gate array (FPGA)-based sensor nodes are popular for their flexible design approach and field reconfigurability. RISC32 is one of the recent Internet of Things (IoT) processors proposed for the development of FPGA-based sensor nodes, and it includes the ability to reconfigure the microarchitecture on the fly in order to reduce dynamic energy consumption. However, such a method does not minimize static energy consumption, which is important in FPGA-based systems. In this work, clock gating (CG) and dynamic voltage and frequency scaling (DVFS) are applied to further reduce the energy consumption in RISC32. In the research presented here, we implemented a new software called the energy reduction program analyzer to estimate the parameters that configure a sensor node to achieve minimum energy consumption, targeting the typical IoT application scenario. Experimental results show that the low-power techniques applied in this work (RISC32-LP) can reduce energy consumption by 47%, compared to the standard RISC32 processor.
引用
收藏
页码:4214 / 4228
页数:15
相关论文
共 50 条
  • [21] Sustainable and Low-Power Logic Inverter-Based Batteryless SLIPT Receiver for IoT Nodes
    Hammoud, Khodr
    Schreurs, Dominique
    Pollin, Sofie
    2024 JOINT EUROPEAN CONFERENCE ON NETWORKS AND COMMUNICATIONS & 6G SUMMIT, EUCNC/6G SUMMIT 2024, 2024, : 1079 - 1083
  • [22] Scalable and Small-Sized Power Analyzer Design with Signal-Averaging Noise Reduction for Low-Power IoT Devices
    Kitayama, Ryosuke
    Takenaka, Takashi
    Yanagisawa, Masao
    Togawa, Nozomu
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 978 - 981
  • [23] Sparse Sensing Matrix based Compressed Sensing in Low-power ECG Sensor Nodes
    Marchioni, Alex
    Mangia, Mauro
    Pareschi, Fabio
    Rovattit, Riccardo
    Setti, Gianluca
    2017 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2017,
  • [24] UWB-Based Accelerometer Sensor Nodes for Low-Power Applications in Offshore Platforms
    Losada, Markos
    Olaizola, Aitor
    Irizar, Andoni
    Fernandez, Iker
    Carrasco, Adrian
    Zanden, Joep Van der
    Cortes, Ainhoa
    ELECTRONICS, 2024, 13 (22)
  • [25] FPGA based Implementation of High Performance Architectural level Low Power 32-bit RISC Core
    Joseph, Neenu
    Sabarinath, S.
    Sankarapandiammal, K.
    2009 INTERNATIONAL CONFERENCE ON ADVANCES IN RECENT TECHNOLOGIES IN COMMUNICATION AND COMPUTING (ARTCOM 2009), 2009, : 53 - +
  • [26] Implementation of an FPGA-Based Low-Power Video Processing Module for a Head-Mounted Display System
    Bsoul, Assem A. M.
    Hoskinson, Reynald
    Ivanov, Milen
    Mirabbasi, Shahriar
    Abdollahi, Hamid
    2013 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2013, : 214 - 217
  • [27] FPGA-Based Test Bed for Design and Evaluation of Low-Power FIR-Filter Hardware Accelerators
    Walters, E. George, III
    Arner, Joshua J.
    Rojahn, Noah D.
    2012 IEEE 16TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE), 2012,
  • [28] Pruning Binarized Neural Networks Enables Low-Latency, Low-Power FPGA-Based Handwritten Digit Classification
    Payra, Syamantak
    Loke, Gabriel
    Fink, Yoel
    Steinmeyer, Joseph D.
    2023 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE, HPEC, 2023,
  • [29] High precision hybrid RF and ultrasonic chirp-based ranging for low-power IoT nodes
    Bert Cox
    Liesbet Van der Perre
    Stijn Wielandt
    Geoffrey Ottoy
    Lieven De Strycker
    EURASIP Journal on Wireless Communications and Networking, 2020
  • [30] High precision hybrid RF and ultrasonic chirp-based ranging for low-power IoT nodes
    Cox, Bert
    Van der Perre, Liesbet
    Wielandt, Stijn
    Ottoy, Geoffrey
    De Strycker, Lieven
    EURASIP JOURNAL ON WIRELESS COMMUNICATIONS AND NETWORKING, 2020, 2020 (01)