Wide-range harmonic lock detector with real-time delay measurement of delay-locked loop

被引：1

作者：

Kim, Sangseob ^{[1
]}

Hyoung, Chang-Hee ^{[1
]}

Park, Kyoung-Hwan ^{[1
]}

机构：

[1] Elect & Telecommun Res Inst, SW SOC Convergence Res Lab, Taejon 305700, South Korea

来源：

ELECTRONICS LETTERS | 2015年 / 51卷 / 02期

关键词：

delay lock loops; CMOS integrated circuits; phase detectors; UHF integrated circuits; frequency 25 MHz to 500 MHz; CMOS technology; HLD; external reset control; delay indicators; DLL; delay-locked loop; real-time delay measurement; wide-range harmonic lock detector;

D O I：

10.1049/el.2014.3749

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new robust harmonic lock detector (HLD) suitable for a wide-range delay-locked loop (DLL) is presented. This detector is composed of some delay indicators measuring the total delay of the DLL in real time, and it can detect the harmonic lock for a wide frequency range close to 1-20 times higher than the minimum frequency. Owing to its seamless operation without any initialising process using external reset control, it can ensure reliable lock detection despite some unusual conditions, such as frequency change, electrical surge input or power-ground fluctuation. The proposed HLD and the DLL were designed in 0.13 mu m CMOS technology, and the simulation results showed the exact harmonic lock detection and reliable DLL locking properties over the whole frequency range from 25 to 500 MHz of the input clock.

引用

页码：136 / 137

页数：2

共 50 条

[11] A mixed-mode delay-locked loop for wide-range operation and multiphase clock generation
Cheng, KH
Lo, YL
Yu, WF
Hung, SY
3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 90 - 93
[12] Design of Delay-Locked Loop for Wide Frequency Locking Range
Chen, Hsun-Hsiang
Wong, Zih-Hsiang
Chen, Shen-Li
2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 302 - 305
[13] A 20-MHz to 3-GHz Wide-Range Multiphase Delay-Locked Loop
Chuang, Chi-Nan
Liu, Shen-Iuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (11) : 850 - 854
[14] A wide-range and fast-locking clock synthesizer IP based on delay-locked loop
Hwang, CS
Chen, P
Tsao, HW
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 785 - 788
[15] A low-jitter delay-locked loop with harmonic-lock prevention
Park, S
Yoo, C
Park, SC
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (02) : 505 - 507
[16] Delay-locked loop with generalized detector characteristic
Wilde, A
IEEE ISSSTA '96 - IEEE FOURTH INTERNATIONAL SYMPOSIUM ON SPREAD SPECTRUM TECHNIQUES & APPLICATIONS, PROCEEDINGS, VOLS 1-3, 1996, : 450 - 454
[17] A Wide-Range All-Digital Delay-Locked Loop in 65nm CMOS Technology
Chung, Ching-Che
Chang, Chia-Lin
2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 66 - 69
[18] A 0.6 V Low-Power Wide-Range Delay-Locked Loop in 0.18 μm CMOS
Lu, Chung-Ting
Hsieh, Hsieh-Hung
Lu, Liang-Hung
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2009, 19 (10) : 662 - 664
[19] Analysis and design of a low jitter delay-locked loop using lock state detector
Modanlou, Shahram
Ardeshir, Gholamreza
Gholami, Mohammad
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (05) : 1410 - 1419
[20] MEAN TIME TO LOSE LOCK FOR THE LANGEVIN-TYPE DELAY-LOCKED LOOP
WELTI, AL
BOBROVSKY, BZ
IEEE TRANSACTIONS ON COMMUNICATIONS, 1994, 42 (08) : 2526 - 2530

← 1 2 3 4 5 →