Drain-Dependence of Tunnel Field-Effect Transistor Characteristics: The Role of the Channel

被引:67
|
作者
Mallik, Abhijit [1 ]
Chattopadhyay, Avik [1 ]
机构
[1] Univ Calcutta, Dept Elect Sci, Kolkata 700009, India
关键词
Band-to-band tunneling (BTBT); CMOS scaling; drain current saturation; drain-induced barrier lowering (DIBL); tunnel field-effect transistors (TFETs); PERFORMANCE; DEVICE; IMPROVEMENT; FET;
D O I
10.1109/TED.2011.2169416
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Because of its different current injection mechanism, a tunnel field-effect transistor (TFET) can achieve a sub-60-mV/decade subthreshold swing at room temperature, which makes it very attractive in replacing a metal-oxide-semiconductor field-effect transistor, particularly for low-power applications. It is well known that some specific TFET structures show a good drain current I-D saturation in the output characteristics, whereas other structures do not. A detailed investigation, through extensive device simulations, of the role of the channel on the drain-potential dependence of double-gate TFET characteristics is presented in this paper for the first time. It is found that a good saturation of I-D is observed only for devices in which a thin silicon body is used. A relatively thick silicon body or gate-drain underlaps result in the penetration of the drain electric field through the channel, which does not allow the drain current to saturate, even at higher drain voltages.
引用
收藏
页码:4250 / 4257
页数:8
相关论文
共 50 条
  • [21] An improved tunnel field-effect transistor with an L-shaped gate and channel
    Abraham, Nithin
    James, Rekha K.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (01) : 304 - 309
  • [22] An improved tunnel field-effect transistor with an L-shaped gate and channel
    Nithin Abraham
    Rekha K. James
    Journal of Computational Electronics, 2020, 19 : 304 - 309
  • [23] Dielectric Engineered Tunnel Field-Effect Transistor
    Ilatikhameneh, Hesameddin
    Ameen, Tarek A.
    Klimeck, Gerhard
    Appenzeller, Joerg
    Rahman, Rajib
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (10) : 1097 - 1100
  • [24] Planar graphene tunnel field-effect transistor
    Katkov, V. L.
    Osipov, V. A.
    APPLIED PHYSICS LETTERS, 2014, 104 (05)
  • [25] Analytical Model for a Tunnel Field-Effect Transistor
    Vandenberghe, William G.
    Verhulst, Anne S.
    Groeseneken, Guido
    Soree, Bart
    Magnus, Wim
    2008 IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1 AND 2, 2008, : 902 - 907
  • [26] Reduction method of gate-to-drain capacitance by oxide spacer formation in tunnel field-effect transistor with elevated drain
    Kim, Dae Woong Kwon Jang Hyun
    Park, Euyhwan
    Lee, Junil
    Park, Taehyung
    Lee, Ryoongbin
    Kim, Sihyun
    Park, Byung-Gook
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (06)
  • [27] Improved drain current characteristics of tunnel field effect transistor with heterodielectric stacked structure
    Palanichamy, Vimala
    Kulkarni, Netravathi
    Sarasam, Arun Samuel Thankamony
    INTERNATIONAL JOURNAL OF NANO DIMENSION, 2019, 10 (04) : 368 - 374
  • [28] Electrical characteristics and model for recessed channel fin field-effect transistor
    Kim, K.
    Yoshida, M.
    Kahng, J. -R.
    Moon, J. -S.
    Roh, Y.
    ELECTRONICS LETTERS, 2010, 46 (16) : 1141 - 1142
  • [29] FREQUENCY-DEPENDENCE OF INDUCTIVE NATURE OF DRAIN GATE JUNCTION OF A JUNCTION FIELD-EFFECT TRANSISTOR
    SINHA, NP
    SINGH, RN
    MISRA, M
    INDIAN JOURNAL OF TECHNOLOGY, 1983, 21 (10): : 446 - 446
  • [30] Si/Ge Hetero Tunnel Field-Effect Transistor with Junctionless Channel Based on Nanowire
    Lee, Ju Chan
    Ahn, Tae Jun
    Yu, Yun Seop
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2019, 19 (10) : 6750 - 6754