A Cluster-Based Reliability- and Thermal- Aware 3D Floorplanning using redundant STSVs

被引:0
|
作者
Chen, Ying-Jung [1 ]
Ruan, Shanq-Jang [1 ]
机构
[1] Natl Taiwan Univ Sci & Technol, 43,Sec 4,Keelung Rd, Taipei 106, Taiwan
关键词
3D floor planning; reliability; double-STSV; rectangle-STSV; SILICON;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In 3D-IC architecture, vertically stacked multiple layer impedes heat dissipation and exacerbates thermal problem especially for reliability degradation. In this paper, we propose a cluster-based reliability-and thermal-aware 3D floorplanning to place modules. We derive a cost function considering both reliability and thermal factors with the balance among the chip of area, wire length, power density and density of STSV in the floorplan. Then we insert rectangle-STSVs and double-STSVs for improving reliability by modified Ford-Fulkerson method. Furthermore, we enhance redundant STSVs insertion rate by RSI algorithm. The experimental results show that more than 80% of single-STSVs can be replaced by rectangle-STSVs or double-STSVs, improving reliability accordingly. After STSV insertion, we construct a precise thermal conduction model to compute temperature distribution and insert TTSVs. Our framework is able to reduce the peak temperature effectively and maintain around 80 degrees C with minimal TTSVs based on a precise temperature computation model.
引用
收藏
页码:349 / 354
页数:6
相关论文
共 50 条
  • [1] Reliability-aware floorplanning for 3D circuits
    Minz, J
    Wong, E
    Lim, SK
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 81 - 82
  • [2] Thermal-Aware Floorplanning for 3D MPSoCs
    Ayala, Jose L.
    IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (02): : 78 - 78
  • [3] The Thermal-aware Floorplanning for 3D ICs using carbon nanotube
    Shi, Shengqing
    Zhang, Xi
    Luo, Rong
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1155 - 1158
  • [4] Interconnect and thermal-aware floorplanning for 3D microprocessors
    Hung, W. -L.
    Link, G. M.
    Xie, Yuan
    Vijaykrishnan, N.
    Irwin, M. J.
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 98 - +
  • [5] Thermal-aware incremental floorplanning for 3D ICs
    Li, Xin
    Ma, Yuchun
    Hong, Xianlong
    Dong, Sheqin
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1092 - 1095
  • [6] Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation
    Ma, Yuchun
    Li, Xin
    Wang, Yu
    Hong, Xianlong
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (12): : 2979 - 2989
  • [7] Fixed-outline Thermal-aware 3D Floorplanning
    Xiao, Linfu
    Sinha, Subarna
    Xu, Jingyu
    Young, Evangeline F. Y.
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 552 - +
  • [8] Thermal-aware Floorplanning Guidelines for 3D ICs with Integrated Microchannels
    Zajac, Piotr
    Galicia, Melvin
    Napieralski, Andrzej
    PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, : 258 - 261
  • [9] Cluster-based Topologies for 3D Stacked Architectures
    Daneshtalab, Masoud
    Ebrahimi, Masoumeh
    Liljeberg, Pasi
    Plosila, Juha
    Tenhunen, Hannu
    PROCEEDINGS OF THE 2011 8TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF 2011), 2011,
  • [10] SPMD cluster-based parallel 3D OSEM
    Jones, JP
    Jones, WF
    Kehren, F
    Newport, DF
    Reed, JH
    Lenox, MW
    Baker, K
    Byars, LG
    Michel, C
    Casey, ME
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2003, 50 (05) : 1498 - 1502