The application of BT-FinFET technology for sub 60nm DRAM integration

被引：0
|
作者：
Lee, CH [1 ]
Yoon, JM [1 ]
Lee, C [1 ]
Kim, K [1 ]
Park, SB [1 ]
Ahn, YJ [1 ]
Kang, FS [1 ]
Park, D [1 ]
机构：
[1] Samsung Elect, Device Res Team, R&D Ctr, Yongin 449711, Gyeonggi Do, South Korea
来源：
2005 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY | 2005年
关键词：
D O I：
10.1109/ICICDT.2005.1502585
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, the application of body tied FinFET is presented for a technology breakthrough beyond sub 60nm. DRAM on bulk Si substrate has been successfully integrated and the characteristics were compared to recess channel and planar cell array transistor DRAM. We present a comparison of three different device structures and show damascene BT-FinFET using NWL (Negative Word Line) scheme with low channel for a highly manufacturable DRAM for sub 60nm technology node.
引用
收藏
页码：37 / 41
页数：5
相关论文
共 50 条
  • [21] Process integration technology and device characteristics of CMOS FinFET on bulk silicon substrate with sub-10 nm fin width and 20 nm gate length
    Okano, K
    Izumida, T
    Kawasaki, H
    Kaneko, A
    Yagishita, A
    Kanemura, T
    Kondo, M
    Ito, S
    Aoki, N
    Miyano, K
    Ono, T
    Yahashi, K
    Iwade, K
    Kubota, T
    Matsushita, T
    Mizushima, I
    Inaba, S
    Ishimaru, K
    Suguro, K
    Eguchi, K
    Tsunashima, Y
    Ishiuchi, H
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 739 - 742
  • [22] Towards High Performance Sub-10nm finW Bulk FinFET Technology
    Chiarella, T.
    Kubicek, S.
    Rosseel, E.
    Ritzenthaler, R.
    Hikavyy, A.
    Eyben, P.
    De Keersgieter, A.
    Ragnarsson, L-A.
    Kim, M. -S
    Chew, S. -A
    Schram, T.
    Demuynck, S.
    Cupak, M.
    Rijnders, L.
    Dehan, M.
    Horiguchi, N.
    Mitard, J.
    Mocuta, D.
    Mocuta, A.
    Thean, A. V-Y.
    2016 46TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2016, : 131 - 134
  • [23] IMPLEMENTATION OF LEAKAGE REDUCTION TECHNIQUES IN FINFET BASED 3T DRAM BASED AT 45 NM TECHNOLOGY
    Tripathi, Bharat
    Khandelwal, Saurabh
    Shrivastava, Ravi
    Raj, Balwinder
    2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 357 - 361
  • [24] Power analysis of 3T DRAM Cell using FinFET at 45nm Process Technology
    Mudgal, Ambrish
    Akashe, Shyam
    Singh, Shyam Babu
    PROCEEDINGS OF THE 2012 WORLD CONGRESS ON INFORMATION AND COMMUNICATION TECHNOLOGIES, 2012, : 555 - 560
  • [25] SrTiOx for sub-20 nm DRAM technology nodes-Characterization and modeling
    Kaczer, B.
    Larcher, L.
    Vandelli, L.
    Reisinger, H.
    Popovici, M.
    Clima, S.
    Ji, Z.
    Joshi, S.
    Swerts, J.
    Redolfi, A.
    Afanas'ev, V. V.
    Jurczak, M.
    MICROELECTRONIC ENGINEERING, 2015, 147 : 126 - 129
  • [26] Integrated device and process technology for sub-70nm low power DRAM
    Cho, C
    Song, S
    Kim, S
    Jang, S
    Lee, S
    Kim, H
    Park, J
    Bae, J
    Ahn, Y
    Kim, Y
    Kim, K
    2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 32 - 33
  • [27] Integration of sub-melt laser annealing on metal gate CMOS devices for sub 50 nm node DRAM
    Buh, Gyoung Ho
    Yon, Guk-Hyon
    Park, Tai-Su
    Lee, Jin-Wook
    Kini, Jihyun
    Wang, Yun
    Feng, Lucia
    Wang, Xiaoru
    Shin, Yu Gyun
    Choi, Siyoung
    Chung, U-In
    Moon, Joo-Tae
    Ryu, Byung-Il
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 614 - +
  • [28] A 1.2V low leakage low cost 90nm CMOS wireless technology with a 60nm transistor gate length
    Yang, S
    Pollack, G
    Wang, X
    Potla, S
    Baldwin, G
    Chen, F
    Mehrad, F
    Tran, T
    Sadra, K
    Chidambaram, PR
    Chakravarthi, S
    Bowen, C
    Wells, G
    Olsen, L
    Wu, J
    Houston, T
    Machala, C
    Johnson, S
    2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 101 - 104
  • [29] Design and analysis of SOI and SELBOX junctionless FinFET at sub-15 nm technology node
    Singh, Satya Prakash
    Akram, Md Waseem
    INDIAN JOURNAL OF ENGINEERING AND MATERIALS SCIENCES, 2020, 27 (05) : 969 - 975
  • [30] Performance Enhancement of 4T-IFGC DRAM in 7nm NC-FinFET Technology Node
    Sharma, Koshal
    Gaidhane, Amol D.
    Chauhan, Yogesh Singh
    2019 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2019,
12345