Low Leakage Charge Recycling Power Gating Structure for CMOS VLSI Circuits

被引：0

作者：

Kavitha, M. ^{[1
]}

Govindaraj, T. ^{[2
]}

机构：

[1] Govt Coll Engn, Bargur, Tamil Nadu, India

[2] Muthayammal Engn Coll, Rasipuram, Tamil Nadu, India

来源：

INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS | 2015年 / 45卷 / 01期

关键词：

charge recycling; data retention; drowsy mode; leakage power; power gating; sleep mode; TECHNOLOGY;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Power dissipation has become an important factor in integrated circuits fabrication due to the rapid increase of battery powered hand held devices. In particular static dissipation increases considerably as technology scales down. To extend the battery lifetime of portable devices and ensure proper operation of digital circuits, static dissipation reduction needs to be addressed. In this paper, a low leakage charge recycling technique is proposed for this concern. The simulation results reveal that this technique exhibits 74 % leakage reduction, 37 % ground bounce reduction, 58 % Power Delay Product (PDP) reduction and nearly 10-33 % improvement in noise margin compared to conventional technique.

引用

页码：66 / 72

页数：7

共 50 条

[21] Low-power CMOS circuits for analog VLSI programmable neural networks
El-Soud, MAA
AbdelRassoul, RA
Soliman, HH
El-Ghanam, LM
ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 14 - 17
[22] Impact of gate induced drain leakage on overall leakage of submicrometer CMOS VLSI circuits
Semenov, O
Pradzynski, A
Sachdev, M
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2002, 15 (01) : 9 - 18
[23] Submicron CMOS transient test structure for low power VLSI
Lee, M
1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 759 - 762
[24] A precise model for leakage power estimation in VLSI circuits
Derakhshandeh, J
Masoumi, N
Kasiri, B
Farazmand, Y
Akbarzadeh
Aghnoot, S
FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 337 - 340
[25] A novel power gating scheme with charge recycling
Tada, Akira
Notani, Hiromi
Numa, Masahiro
IEICE ELECTRONICS EXPRESS, 2006, 3 (12): : 281 - 286
[26] Subthreshold Leakage Power Reduction in VLSI Circuits: A Survey
Sridhara, K.
Biradar, G. S.
Yanamshetti, Raju
2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 1120 - 1124
[27] Leakage current reduction in CMOS VLSI circuits by input vector control
Abdollahi, A
Fallah, F
Pedram, M
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (02) : 140 - 154
[28] Maximum leakage power estimation for CMOS circuits
Bobba, S
Hajj, IN
IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 116 - 124
[29] Standby and active leakage current control and minimization in CMOS VLSI circuits
Fallah, F
Pedraw, M
IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 509 - 519
[30] Review of Circuit Level Leakage Minimization Techniques in CMOS VLSI Circuits
Lorenzo, Rohit
Chaudhury, Saurabh
IETE TECHNICAL REVIEW, 2017, 34 (02) : 165 - 187

← 1 2 3 4 5 →