Subthreshold Swing in Silicon Gate-All-Around Nanowire MOSFET at Cryogenic Temperature

被引：6
|
作者：
Sekiguchi, Shohei [1 ]
Ahn, Min-Ju [1 ]
Saraya, Takuya [1 ]
Kobayashi, Masaharu [1 ]
Hiramoto, Toshiro [1 ]
机构：
[1] Univ Tokyo, Tokyo, Japan
来源：
2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM) | 2021年
关键词：
body factor; low temperature; SS; CMOS; TRANSISTORS;
D O I：
10.1109/EDTM50988.2021.9420934
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Subthreshold swing (SS) in a silicon gate-all-around (GAA) nanowire MOSFET with zero body factor is examined from room temperature (RT) down to 6.5K. SS is 60.3mV/dec at RT and decreases in proportional to temperature (T), but SS tends to saturate below 36K, similar to transistors with non-zero body factor. The reasons for the phenomena are discussed.
引用
收藏
页数：3
相关论文
共 50 条
  • [21] Effective gate length model for asymmetrical gate-all-around silicon nanowire transistors
    Xiaoqiao Dong
    Ming Li
    Wanrong Zhang
    Yuancheng Yang
    Gong Chen
    Shuang Sun
    Jianing Wang
    Xiaoyan Xu
    Xia An
    Science China Information Sciences, 2020, 63
  • [22] Subthreshold Degradation of Gate-all-Around Silicon Nanowire Field-Effect Transistors: Effect of Interface Trap Charge
    Hong, B. H.
    Cho, N.
    Lee, S. J.
    Yu, Y. S.
    Choi, L.
    Jung, Y. C.
    Cho, K. H.
    Yeo, K. H.
    Kim, D. -W.
    Jin, G. Y.
    Oh, K. S.
    Park, D.
    Song, S. -H.
    Rieh, J. -S.
    Hwang, S. W.
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (09) : 1179 - 1181
  • [23] From gate-all-around to nanowire MOSFETs
    Colinge, Jean-Pierre
    CAS 2007 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2007, : 11 - 17
  • [24] Gate-All-Around MOSFET Built on Void Embedded Silicon on Insulator Substrate
    Liu, Qiang
    Mu, Zhiqiang
    Liu, Chenhe
    Zhao, Lantian
    Chen, Lingli
    Yang, Yumeng
    Wei, Xing
    Yu, Wenjie
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (05) : 657 - 660
  • [25] Cause analysis of width-dependence of on-current variability in thin gate-all-around silicon nanowire MOSFET
    Liu, Zihao
    Mizutani, Tomoko
    Saraya, Takuya
    Kobayashi, Masaharu
    Hiramoto, Toshiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2022, 61 (SC)
  • [26] Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around
    Guerfi, Youssouf
    Larrieu, Guilhem
    NANOSCALE RESEARCH LETTERS, 2016, 11
  • [27] CMOS-Compatible Vertical-Silicon-Nanowire Gate-All-Around p-Type Tunneling FETs With ≤ 50-mV/decade Subthreshold Swing
    Gandhi, Ramanathan
    Chen, Zhixian
    Singh, Navab
    Banerjee, Kaustav
    Lee, Sungjoo
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (11) : 1504 - 1506
  • [28] Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around
    Youssouf Guerfi
    Guilhem Larrieu
    Nanoscale Research Letters, 2016, 11
  • [29] Investigation of Different Strain Configurations in Gate-All-Around Silicon Nanowire Transistor
    Yun, Quanxin
    Zhuge, Jing
    Huang, Ru
    Wang, Runsheng
    An, Xia
    Zhang, Liangliang
    Zhang, Xing
    Wang, Yangyuan
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2010 (CSTIC 2010), 2010, 27 (01): : 15 - 20
  • [30] CMOS Compatible Gate-All-Around Vertical Silicon-Nanowire MOSFETs
    Yang, B.
    Buddharaju, K. D.
    Teo, S. H. G.
    Fu, J.
    Singh, N.
    Lo, G. Q.
    Kwong, D. L.
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 318 - 321
12345