Carbon nanotube bumps for the flip chip packaging system

被引：23

作者：

Yap, Chin Chong ^{[1
,2
]}

Brun, Christophe ^{[1
,3
]}

Tan, Dunlin ^{[1
,2
]}

Li, Hong ^{[2
]}

Teo, Edwin Hang Tong ^{[1
,2
,4
]}

Baillargeat, Dominique ^{[1
]}

Tay, Beng Kang ^{[1
,2
]}

机构：

[1] CINTRA CNRS NTU THALES, UMI 3288, Singapore 637553, Singapore

[2] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore, Singapore

[3] Univ Limoges, XLIM UMR 6172, CNRS, F-87060 Limoges, France

[4] Temasek Labs NTU, Singapore 637553, Singapore

来源：

NANOSCALE RESEARCH LETTERS | 2012年 / 7卷

关键词：

CNT bumps; interconnects; flip chip; packaging; GROWTH-PROCESS;

D O I：

10.1186/1556-276X-7-105

中图分类号：

TB3 [工程材料学];

学科分类号：

0805 ; 080502 ;

摘要：

Carbon nanotube [CNT] interconnection bump joining methodology has been successfully demonstrated using flip chip test structures with bump pitches smaller than 150 mu m. In this study, plasma-enhanced chemical vapor deposition approach is used to grow the CNT bumps onto the Au metallization lines. The CNT bumps on the die substrate are then 'inserted' into the CNT bumps on the carrier substrate to form the electrical connections (interconnection bumps) between each other. The mechanical strength and the concept of reworkable capabilities of the CNT interconnection bumps are investigated. Preliminary electrical characteristics show a linear relationship between current and voltage, suggesting that ohmic contacts are attained.

引用

页码：1 / 8

页数：8

共 50 条

[21] Flip chip packaging of a MEMS neuro-prosthetic system
Del Castillo, L
Graber, R
D'Agostino, S
Mojarradi, M
Mottiwala, A
2002 INTERNATIONAL CONFERENCE ON ADVANCED PACKAGING AND SYSTEMS, PROCEEDINGS, 2002, 4828 : 150 - 155
[22] Application of Silicon Stress Sensor in Flip Chip Packaging System
Jiang, Chengjie
Xiao, Fei
Yang, Heng
Dou, Chuanguo
2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 933 - 937
[23] Flip chip assemblies using gold bumps and adhesive
Zhong, Zhaowei
Microelectronics International, 2001, 18 (03) : 15 - 19
[24] Gold stud bumps in flip-chip applications
Jordan, J., 1600, Horizon House (46):
[25] COMPLIANT BUMPS FOR ADHESIVE FLIP-CHIP ASSEMBLY
KESWICK, K
GERMAN, RL
BREEN, M
NOLAN, R
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1995, 18 (03): : 503 - 510
[26] Flip chip interconnection using copper wire bumps
Baldwin, Daniel F.
Advanced Packaging, 2006, 15 (03):
[27] Fabrication and Characteristics of Electroplated Sn-0.7Cu Micro-bumps for Flip-Chip Packaging
Roh, Myong-Hoon
Lee, Hea-Yeol
Kim, Wonjoong
Jung, Jae Pil
KOREAN JOURNAL OF METALS AND MATERIALS, 2011, 49 (05): : 411 - 418
[28] D-Band Flip-Chip Packaging with Wafer-Level Cu-pillar Bumps
Cao, Zhibo
Stocchi, Matteo
Wipf, Christian
Lehmann, Jens
Li, Lei
Wipf, Selin Tolunay
Wietstruck, Matthias
Carta, Corrado
Kaynak, Mehmet
2023 IEEE 32ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, EPEPS, 2023,
[29] Millimeter Wave Carbon Nanotube Based Flip Chip Coplanar Interconnects
De Saxce, Joseph M.
Roux-Levy, Philippe
Siah, Chun Fei
Wang, Jianxiong
Tay, Beng Kang
Coquet, Philippe
Baillargeat, Dominique
2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 81 - 84
[30] Wafer level flip chip packaging
Tong, QK
Ma, B
Savoca, A
MICRO MATERIALS, PROCEEDINGS, 2000, : 244 - 244

← 1 2 3 4 5 →