Towards the design of efficient and versatile cognitive robotic architecture based on distributed, low-latency working memory

被引:0
|
作者
Carlos Garcia, Juan [1 ]
Bachiller, Pilar [1 ]
Bustos, Pablo [1 ]
Nunez, Pedro [1 ]
机构
[1] Univ Extremadura, RoboLab Res Grp, Caceres, Spain
关键词
cognitive architecture; robotics architecture;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Autonomous robots will be present in our daily lives in the coming years. One of the most critical elements facilitating this expansion of robots is the concept of Cognitive Robotic Architectures (CRAs). Thanks to these CRAs, robots are aware of their state and surroundings and then build all the behaviors best suited to the scenario on this information. In recent years our team has proposed an CRA called CORTEX designed for use with autonomous robots working in human environments. CORTEX is based on a distributed graph-like working memory where software agents can read or update information. In this paper, we describe the design process of the new CORTEX architecture up to its current implementation. Among the most salient design requirements is data synchronization between the different agents in the architecture, low latency, and performance of the new architecture. To validate the effectiveness of the architecture and its versatility, we have used our CRA in different use cases, including social robot navigation and autonomous driving of connected vehicles.
引用
收藏
页码:9 / 14
页数:6
相关论文
共 50 条
  • [21] MELOPPR: Software/Hardware Co-design for Memory-efficient Low-latency Personalized PageRank
    Li, Lixiang
    Chen, Yao
    Zirnheld, Zacharie
    Li, Pan
    Hao, Cong
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 601 - 606
  • [22] Hardware Efficient Low-Latency Architecture for High Throughput Rate Viterbi Decoders
    Cheng, Chao
    Parhi, Keshab K.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (12) : 1254 - 1258
  • [23] Scalable Montgomery Modular Multiplication Architecture with Low-Latency and Low-Memory Bandwidth Requirement
    Lin, Wen-Ching
    Ye, Jheng-Hao
    Shieh, Ming-Der
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (02) : 475 - 483
  • [24] A Low-Latency and Area-Efficient Gram-Schmidt-Based QRD Architecture for MIMO Receiver
    Shin, Dongyeob
    Park, Jongsun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (08) : 2606 - 2616
  • [25] Work-in-Progress: Efficient Low-latency Near-Memory Addition
    Reaugh, Alexander
    Salehi, Sayed Ahmad
    2022 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE, AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES 2022), 2022, : 33 - 34
  • [26] BAT: Boundary aware transducer for memory-efficient and low-latency ASR
    An, Keyu
    Shi, Xian
    Zhang, Shiliang
    INTERSPEECH 2023, 2023, : 4963 - 4967
  • [27] Memory Efficient Modular VLSI Architecture for Highthroughput and Low-Latency Implementation of Multilevel Lifting 2-D DWT
    Mohanty, Basant K.
    Meher, Pramod Kumar
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2011, 59 (05) : 2072 - 2084
  • [28] A Memory-Efficient Architecture for Low Latency Viterbi Decoders
    Tang, Yun-Ching
    Hu, Do-Chen
    Wei, Weiyi
    Lin, Wen-Chung
    Lin, Hongchin
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 335 - 338
  • [29] Efficient-Memory and Low-Latency BP Decoding Algorithm for Polar Codes
    Feng, Baoping
    Liu, Rongke
    IEEE COMMUNICATIONS LETTERS, 2020, 24 (06) : 1236 - 1239
  • [30] Low-Latency LDPC Decoding Achieved by Code and Architecture Co-Design
    Dupraz, Elsa
    Leduc-Primeau, Francois
    Gagnon, Francois
    PROCEEDINGS OF 2018 IEEE 10TH INTERNATIONAL SYMPOSIUM ON TURBO CODES & ITERATIVE INFORMATION PROCESSING (ISTC), 2018,