Towards the design of efficient and versatile cognitive robotic architecture based on distributed, low-latency working memory

被引:0
|
作者
Carlos Garcia, Juan [1 ]
Bachiller, Pilar [1 ]
Bustos, Pablo [1 ]
Nunez, Pedro [1 ]
机构
[1] Univ Extremadura, RoboLab Res Grp, Caceres, Spain
关键词
cognitive architecture; robotics architecture;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Autonomous robots will be present in our daily lives in the coming years. One of the most critical elements facilitating this expansion of robots is the concept of Cognitive Robotic Architectures (CRAs). Thanks to these CRAs, robots are aware of their state and surroundings and then build all the behaviors best suited to the scenario on this information. In recent years our team has proposed an CRA called CORTEX designed for use with autonomous robots working in human environments. CORTEX is based on a distributed graph-like working memory where software agents can read or update information. In this paper, we describe the design process of the new CORTEX architecture up to its current implementation. Among the most salient design requirements is data synchronization between the different agents in the architecture, low latency, and performance of the new architecture. To validate the effectiveness of the architecture and its versatility, we have used our CRA in different use cases, including social robot navigation and autonomous driving of connected vehicles.
引用
收藏
页码:9 / 14
页数:6
相关论文
共 50 条
  • [1] A low-latency and bandwidth-efficient distributed optical burst switching architecture for metro ring
    Fumagalli, A
    Krishnamoorthy, P
    2003 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5: NEW FRONTIERS IN TELECOMMUNICATIONS, 2003, : 1340 - 1344
  • [2] Distributed Anemone: Transparent low-latency access to remote memory
    Hines, Michael R.
    Wang, Jian
    Gopalan, Kartik
    HIGH PERFORMANCE COMPUTING - HIPC 2006, PROCEEDINGS, 2006, 4297 : 509 - +
  • [3] The Design of a Low-latency Tensor Decomposition Algorithm and VLSI Architecture
    Chen, Yu-An
    Shen, Chung-An
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [4] Hardware Efficient and Low-Latency CA-SCL Decoder Based on Distributed Sorting
    Liang, Xiao
    Yang, Junmei
    Zhang, Chuan
    Song, Wenqing
    You, Xiaohu
    2016 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM), 2016,
  • [5] On the design of an energy-efficient low-latency integrated protocol for distributed mobile sensor networks
    Ruzzelli, AG
    Evers, L
    Dulman, S
    van Hoesel, LFW
    Havinga, PJM
    2004 INTERNATIONAL WORKSHOP ON WIRELESS AD-HOC NETWORKS, 2005, : 35 - 44
  • [6] LL-PCM: Low-Latency Phase Change Memory Architecture
    Kim, Nam Sung
    Song, Choungki
    Cho, Woo Young
    Huang, Jian
    Jung, Myoungsoo
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [7] NetDIMM: Low-Latency Near-Memory Network Interface Architecture
    Alian, Mohammad
    Kim, Nam Sung
    MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2019, : 699 - 711
  • [8] Towards Emergent Security in Low-Latency Smart Grids with Distributed Control
    Stuebs, Marius
    2018 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CONTROL, AND COMPUTING TECHNOLOGIES FOR SMART GRIDS (SMARTGRIDCOMM), 2018,
  • [9] A low-latency compression architecture for memory i/o link on GPGPU
    Lu M.-Y.
    Lai Y.-A.
    Kuo C.-H.
    International Journal of Electrical Engineering, 2019, 26 (05): : 203 - 210
  • [10] Towards a Distributed, Cognitive Robotic Architecture for Autonomous Heterogeneous Robotic Platforms
    Lathrop, Scott D.
    Korpela, Christopher M.
    2009 IEEE INTERNATIONAL CONFERENCE ON TECHNOLOGIES FOR PRACTICAL ROBOT APPLICATIONS (TEPRA 2009), 2009, : 61 - 66