A practical multiple processor programming model for various distributed memory architectures

被引:0
|
作者
Howard, S [1 ]
Alexander, WE [1 ]
机构
[1] Mississippi State Univ, NSF, Engn Res Ctr, Mississippi State, MS 39762 USA
来源
INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-IV, PROCEEDINGS | 1998年
关键词
distributed memory systems; data assimilation; Kalman filter; special purpose architectures; SPMD;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recent advances in developing parallel algorithms that can be ported to various architectures have emerged. We have developed a methodology that can be used to easily port parallel algorithms to smaller systems such as commercial processor systems or to larger systems such as message passing super computers. This flexibility is important because it leads to scalable algorithm/architecture pairs. The methodology has been. successfully used to map parallel algorithms to a system containing multiple digital signal processors and to the GRAY T3E. Each proved to be scalable up and down and had high performance as compared to the processor ratings. We tested the methodology with the Kalman filter as used for data assimilation. This application has high computational intensity when used for the atmospheric forecast model which we also implemented.
引用
收藏
页码:151 / 158
页数:8
相关论文
共 50 条
  • [31] PROGRAMMING WITH DISTRIBUTED SHARED MEMORY
    RAMACHANDRAN, U
    KHALIDI, MYA
    PROCEEDINGS : THE THIRTEENTH ANNUAL INTERNATIONAL COMPUTER SOFTWARE & APPLICATIONS CONFERENCE, 1989, : 176 - 183
  • [32] In-Memory Computing Architectures for Sparse Distributed Memory
    Kang, Mingu
    Shanbhag, Naresh R.
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2016, 10 (04) : 855 - 863
  • [33] Macroservers: An object-based programming and execution model for processor-in-memory arrays
    Zima, HP
    Sterling, TL
    HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2000, 1940 : 7 - 25
  • [34] AN INTRODUCTION TO PROGRAMMING MULTIPLE-PROCESSOR COMPUTERS
    HICKS, HR
    LYNCH, VE
    JOURNAL OF COMPUTATIONAL PHYSICS, 1986, 63 (01) : 140 - 156
  • [35] Main-Memory Hash Joins on Modern Processor Architectures
    Balkesen, Cagri
    Teubner, Jens
    Alonso, Gustavo
    Oezsu, M. Tamer
    IEEE TRANSACTIONS ON KNOWLEDGE AND DATA ENGINEERING, 2015, 27 (07) : 1754 - 1766
  • [36] A statement based parallelizing framework for processor-in-memory architectures
    Huang, TC
    Chu, SL
    INFORMATION PROCESSING LETTERS, 2003, 85 (03) : 159 - 163
  • [37] Parallel ILP for distributed-memory architectures
    Nuno A. Fonseca
    Ashwin Srinivasan
    Fernando Silva
    Rui Camacho
    Machine Learning, 2009, 74 : 257 - 279
  • [38] Code Generation for Distributed-Memory Architectures
    Zhao, Jie
    Zhao, Rongcai
    Xu, Jinchen
    COMPUTER JOURNAL, 2016, 59 (01): : 119 - 132
  • [39] Bounded Incoherence: A Programming Model for Non-Cache-Coherent Shared Memory Architectures
    Ren, Yuxin
    Parmer, Gabriel
    Milojicic, Dejan
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON PROGRAMMING MODELS AND APPLICATIONS FOR MULTICORES AND MANYCORES, PMAM 2020, 2020, : 1 - 10
  • [40] Binding time in distributed shared memory architectures
    Kong, J
    Lee, G
    1998 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING - PROCEEDINGS, 1998, : 198 - 206