HW-SW co-synthesis: The present and the future

被引:0
|
作者
Parameswaran, S [1 ]
机构
[1] Univ Queensland, Dept Comp Sci & Elect Engn, St Lucia, Qld 4072, Australia
关键词
D O I
10.1109/ASPDAC.1998.669392
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As we move towards several million transistors per chip it is desirable to move to higher levels of abstraction for the purposes of automated design of systems. Increasing performance of microprocessors in the marketplace is moving the balance between software and hardware. In this environment, it is necessary to adapt our tools to create systems, which encompass these fast microprocessors rather than compete with them. It is important to adapt other peripheral components such as sensors and RF circuits into our design methodology.
引用
收藏
页码:19 / 22
页数:4
相关论文
共 50 条
  • [1] HW-SW co-synthesis: The present and the future
    Parameswaran, Sri
    Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, 1998, : 19 - 22
  • [2] DEMAC: A Modular Platform for HW-SW Co-Design
    Perdomo, Diego A. Roa
    Kabrick, Ryan
    Diaz, Jose M. Monsalve
    Raskar, Siddhisanket
    Fox, Dawson
    Gao, Guang R.
    PROCEEDINGS OF FOURTH ANNUAL WORKSHOP ON EMERGING PARALLEL AND DISTRIBUTED RUNTIME SYSTEMS AND MIDDLEWARE (IPDRM 2020), 2020, : 25 - 32
  • [3] Energy-aware HW/SW co-synthesis algorithm for Heterogeneous NoC
    Zhang, Qingli
    Yu, Mingyan
    Fu, Fangfa
    Yun, Peng
    Song, Junjie
    Fan, Min
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 437 - 442
  • [4] A Reconfigurable SoPC Based on HW-SW Co-design
    Liu, Limin
    2008 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY, VOLS 1-5, 2008, : 286 - 289
  • [5] Design for testability with HW-SW codesign
    Technical Univ of Budapest, Budapest, Hungary
    Period Polytech Electr Eng, 1 (25-37):
  • [6] HW-SW design methodologies used for a MPEG video compressor synthesis
    Portero, A
    Navas, O
    Carrabina, J
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 758 - 761
  • [7] Hw-sw co-design of mpsoc using fgpa ip cores
    Nita, Iulian
    Zdru, Gabriel
    1600, (75): : 135 - 150
  • [8] HW-SW partitioning based on genetic algorithm
    Zou, Y
    Zhuang, ZQ
    Chen, HH
    CEC2004: PROCEEDINGS OF THE 2004 CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1 AND 2, 2004, : 628 - 633
  • [9] A VLIW architecture simulator innovative approach for HW-SW co-design
    Barbieri, I
    Bariani, M
    Raggio, M
    2000 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, PROCEEDINGS VOLS I-III, 2000, : 1375 - 1378
  • [10] HW-SW CO-DESIGN OF MPSOC USING FGPA IP CORES
    Nita, Iulian
    Zdru, Gabriel
    UNIVERSITY POLITEHNICA OF BUCHAREST SCIENTIFIC BULLETIN SERIES C-ELECTRICAL ENGINEERING AND COMPUTER SCIENCE, 2013, 75 (01): : 135 - 150