Analog and RF performance of doping-less tunnel FETs with Si0.55Ge0.45 source

被引:0
|
作者
Anand, Sunny [1 ]
Sarin, R. K. [1 ]
机构
[1] Dr BR Ambedkar Natl Inst Technol, Dept Elect & Commun Engn, Jalandhar, Punjab, India
关键词
Charge plasma; Doping less TFET (DLTFET); Band to band tunneling (BTBT); Si0.55Ge0.45-source DLTFET; Analog parameters; FIELD-EFFECT TRANSISTOR; LAYER; SIGE;
D O I
10.1007/s10825-016-0859-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports studies of a doping-less tunnel field-effect transistor (TFET) with a Si0.55Ge0.45 source structure aimed at improving the performance of charge-plasma-based doping-less TFETs. The proposed device achieves an improved ON-state current ( ION similar to 4.88 x 10(-5) A/mu m), an I-ON/I-OFF ratio of 6.91 x 10(12), an average subthreshold slope (AV-SS) of similar to 64.79mV/dec, and a point subthreshold slope (SS) of 14.95 mV/dec. This paper compares the analog and radio of frequency (RF) parameters of this device with those of a conventional doping-less TFET (DLTFET), including the transconductance (gm), transconductance-to-drain-current ratio (g(m)/I-D), output conductance (g(d)), intrinsic gain (A(V)), early voltage (VEA), total gate capacitance (C-gg), and unity-gain frequency (fT). Based on the simulated results, the Si0.55Ge0.45-source DLTFET is found to offer superior analog as well as RF performance.
引用
收藏
页码:850 / 856
页数:7
相关论文
共 50 条
  • [21] Temperature analysis of Si0.55Ge0.45 sourced nanowire tunnel field-effect transistor based on charge plasma and gate stack
    Chetlal Mahto
    Prithvi Raj Sharma
    Siddharth Kumar Nishad
    Shubham Kumar
    Navaneet Kumar Singh
    Shradhya Singh
    Rajib Kar
    Durbadal Mandal
    Applied Physics A, 2021, 127
  • [22] Hetero-Material Gate Doping-Less Tunnel FET and Its Misalignment Effects on Analog/RF Parameters
    Anand, Sunny
    Sarin, R. K.
    JOURNAL OF ELECTRONIC MATERIALS, 2018, 47 (05) : 2988 - 2996
  • [23] Simple Ge/Si bilayer junction-based doping-less tunnel field-effect transistor
    Kim, Min-Won
    Kim, Ji-Hun
    Kim, Hyeon-Jun
    Seo, Jeong-Woo
    Park, Jea-Gun
    Hong, Jin-Pyo
    NANOTECHNOLOGY, 2023, 34 (09)
  • [24] Design and Analog Performance Analysis of Triple Material Gate Based Doping-Less Tunnel Field Effect Transistor
    Mushtaq, Umar
    Solay, Leo Raj
    Amine, S. Intekhab
    Anand, Sunny
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2019, 14 (08) : 1177 - 1182
  • [25] Analog/RF performance of two tunnel FETs with symmetric structures
    Chen, Shupeng
    Liu, Hongxia
    Wang, Shulong
    Li, Wei
    Wang, Qianqiong
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 111 : 568 - 573
  • [26] Low temperature analysis of 0.25 μm T-gate strained Si/Si0.55Ge0.45 N-MODFET's
    Aniel, F
    Zerounian, N
    Adde, R
    Zeuner, M
    Hackbarth, T
    König, U
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (07) : 1477 - 1483
  • [27] Vertical tunneling FET with Ge/Si doping-less heterojunction, a high-performance switch for digital applications
    Iman Chahardah Cherik
    Saeed Mohammadi
    Subir Kumar Maity
    Scientific Reports, 13
  • [28] Vertical tunneling FET with Ge/Si doping-less heterojunction, a high-performance switch for digital applications
    Cherik, Iman Chahardah
    Mohammadi, Saeed
    Maity, Subir Kumar
    SCIENTIFIC REPORTS, 2023, 13 (01)
  • [29] Scalability comparison between raised- and embedded-SiGe source/drain structures for Si0.55Ge0.45 implant free quantum well pFET
    Yamaguchi, S.
    Witters, L.
    Mitard, J.
    Eneman, G.
    Hellings, G.
    Hikavyy, A.
    Loo, R.
    Horiguchi, N.
    MICROELECTRONICS RELIABILITY, 2018, 83 : 157 - 161
  • [30] Characteristics Analysis of Si0.5Ge0.5 Doping-Less PNPN TFET
    Chauhan, Sudakar Singh
    Verma, Gaurav
    Naik, Vinod
    ADVANCED COMPUTATIONAL AND COMMUNICATION PARADIGMS, VOL 1, 2018, 475 : 198 - 203