Fabrication process of superconducting integrated circuits with submicron Nb/AlOx/Nb junctions using electron beam direct writing technique

被引:2
|
作者
Aoyagi, M
Nakagawa, H
机构
来源
关键词
superconductivity; Nb; Josephson junction; integrated circuit; electron beam lithography; portable conformable mask (PCM) method; PMMA; CMS; ECR plasma etching;
D O I
10.1117/12.275805
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For enhancing operating speed of a superconducting integrated circuit (IC), the device size must be reduced into the submicron level. For this purpose, me have introduced electron beam (EB) direct writing technique into the fabrication process of a Nb/AlOx/Nb Josephson IC. A two-layer (PMMA/alpha M-CMS) resist method called the portable conformable mask (PCM) method was utilized for having a high aspect ratio. The electron cyclotron resonance (ECR) plasma etching technique was utilized. We have fabricated micron or submicron-size Nb/AlOx/Nb Josephson junctions, where the size of the junction was varied from 2 mu m to 0.5 mu m at 0.1 mu m intervals. These junctions were designed for evaluating the spread of the junction critical current. We achieved minimum-to-maximum I-c spread of +/- 13 % for 0.81-mu m-square (+/- 16 % for 0.67-mu m-square) 100 junctions spreading in 130-mu m-square area. The size deviation of 0.05 mu m was estimated from the spread values. We have successfully demonstrated a small-scale logic IC with 0.9-mu m-square junctions having a 50 4JL OR-gate chain, where 4JL means Four junctions Logic family. The circuit was designed for measuring the gate delay. We obtained a preliminary result of the OR-gate logic delay, where the minimum delay was 8.6 ps/gate.
引用
收藏
页码:396 / 403
页数:8
相关论文
共 50 条
  • [31] Investigation of the Role of H in Fabrication-Process-Induced Variations of Nb/Al/AlOx/Nb Josephson Junctions
    Amparo, Denis
    Tolpygo, Sergey K.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2011, 21 (03) : 126 - 130
  • [32] Submicrometer Nb/Al-AlOx/Nb Integrated Circuit Fabrication Process for Quantum Computing Applications
    Bumble, Bruce
    Fung, Andy
    Kaul, Anu B.
    Kleinsasser, Alan W.
    Kerber, George L.
    Bunyk, Paul
    Ladizinsky, Eric
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2009, 19 (03) : 226 - 229
  • [33] A PRACTICAL ELECTRON-BEAM DIRECT WRITING PROCESS TECHNOLOGY FOR SUBMICRON DEVICE FABRICATION
    OKAZAKI, S
    MURAI, F
    SUGA, O
    SHIRAISHI, H
    KOIBUCHI, S
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1987, 5 (01): : 402 - 404
  • [34] HIGH-SPEED UNIT-CELL FOR JOSEPHSON LSI CIRCUITS USING NB/ALOX/NB JUNCTIONS
    KOTANI, S
    FUJIMAKI, N
    MOROHASHI, S
    OHARA, S
    IMAMURA, T
    HASUO, S
    IEEE TRANSACTIONS ON MAGNETICS, 1987, 23 (02) : 869 - 874
  • [35] HIGH-SPEED UNIT-CELL FOR JOSEPHSON LSI CIRCUITS USING Nb/AlOX/Nb JUNCTIONS.
    Kotani, S.
    Fujimaki, N.
    Morohashi, S.
    Ohara, S.
    Imamura, T.
    Hasuo, S.
    IEEE Transactions on Magnetics, 1986, MAG-23 (02)
  • [36] HIGH-QUALITY NB/AL-ALOX-AL/NB JOSEPHSON-JUNCTIONS BY ELECTRON-BEAM EVAPORATION
    JANAWADKAR, MP
    BASKARAN, R
    GIREESAN, K
    SAHA, R
    VAIDYANATHAN, LS
    RADHAKRISHNAN, TS
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1994, 33 (12A): : L1662 - L1664
  • [37] Investigation of SFQ integrated circuits using NB fabrication technology
    Numata, H
    Tanaka, M
    Kitagawa, Y
    Tahara, S
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 1999, 12 (11): : 897 - 900
  • [38] Fabrication process of planarized multi-layer Nb integrated circuits
    Satoh, T
    Hinode, K
    Akaike, H
    Nagasawa, S
    Kitagawa, Y
    Hidaka, M
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2005, 15 (02) : 78 - 81
  • [39] New fabrication process for superconducting quantum interference devices with Nb/AlAlOx/Nb junctions by using photosensitive polyimide insulation layer's
    Kawai, J
    Shimozu, T
    Kikuchi, K
    Kawabata, M
    Nakagawa, H
    Aoyagi, M
    Uehara, G
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2005, 15 (02) : 825 - 828
  • [40] Planarized Nb 4-Layer Fabrication Process for Superconducting Integrated Circuits and Its Fabricated Device Evaluation
    Nagasawa, Shuichi
    Tanaka, Masamitsu
    Takeuchi, Naoki
    Yamanashi, Yuki
    Miyajima, Shigeyuki
    China, Fumihiro
    Yamae, Taiki
    Yamazaki, Koki
    Somei, Yuta
    Sega, Naonori
    Mizugaki, Yoshinao
    Myoren, Hiroaki
    Terai, Hirotaka
    Hidaka, Mutsuo
    Yoshikawa, Nobuyuki
    Fujimaki, Akira
    IEICE TRANSACTIONS ON ELECTRONICS, 2021, E104C (09) : 435 - 445