ASIC Implementation of Cairo University SPARC "CUSPARC" Embedded Processor

被引：3
|
作者：
Suleiman, Amr A. Z. [1 ]
Khedr, Alhassan F. [1 ]
Habib, S. E. -D. [1 ]
机构：
[1] Cairo Univ, Fac Engn, Elect & Commun Dept, Cairo, Egypt
来源：
2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS | 2010年
关键词：
D O I：
10.1109/ICM.2010.5696182
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Cairo University SPARC "CUSPARC" processor is an IP embedded processor core conforming to SPARC V8 ISA. CUSPARC is fully developed at Cairo University and is the first Egyptian processor. In this paper, the ASIC Implementation and Verification of the CUSPARC processor is described at 130nm technology node. CUSPARC scores a typical clock frequency of 260MHz, power dissipation of 0.11 mW/MHz and power Efficiency of 8.78 DMIPS/mW, which makes it very suitable for embedded and real-time systems.
引用
收藏
页码：439 / 442
页数：4
相关论文
共 50 条
  • [31] Design and implementation in power-efficient and thermal conductivity of vedic processor for embedded applications
    Prema, A.
    Karthikeyan, A.
    THERMAL SCIENCE AND ENGINEERING PROGRESS, 2024, 55
  • [32] Design and Implementation of Embedded Multiple-ISA Processor Based on RISC-V
    Cheng, Yuan-Hu
    Huang, Li-Bo
    Cui, Yi-Jun
    Ma, Sheng
    Wang, Yong-Wen
    Sui, Bing-Cai
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2021, 49 (11): : 2081 - 2089
  • [33] How to let instruction set processor beat ASIC for low power wireless baseband implementation: A system level approach
    Li, Min
    Bougard, Bruno
    Novo, David
    Van Der Perre, Liesbet
    Catthoor, Francky
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 345 - 346
  • [34] Architecture and Physical Implementation of a Third Generation 65 nm, 16 Core, 32 Thread Chip-Multithreading SPARC Processor
    Konstadinidis, Georgios K.
    Tremblay, Marc
    Chaudhry, Shailender
    Rashid, Mamun
    Lai, Peter F.
    Otaguro, Yukio
    Orginos, Yannis
    Parampalli, Sudhendra
    Steigerwald, Mark
    Gundala, Shriram
    Pyapali, Rambabu
    Rarick, Leonard D.
    Elkin, Ilyas
    Ge, Yuefei
    Parulkar, Ishwar
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (01) : 7 - 17
  • [35] Design and Implementation of FPGA Soft Core Processor forLow Power Multicore Embedded Systemusing VHDL
    Kinage, Manjusha M.
    Khairnar, D. G.
    2016 INTERNATIONAL CONFERENCE ON AUTOMATIC CONTROL AND DYNAMIC OPTIMIZATION TECHNIQUES (ICACDOT), 2016, : 328 - 332
  • [36] Hardware Implementation of the Predictive Inverse Neurocontrol System Using ARM7 Embedded Processor
    Lutchenko, A. A.
    Markov, N. A.
    Shipitko, I. A.
    2013 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON), 2013,
  • [37] An Efficient ASIC Implementation of 16-channel On-line Recursive ICA Processor for Real-time EEG System
    Fang, Wai-Chi
    Huang, Kuan-Ju
    Chou, Chia-Ching
    Chang, Jui-Chung
    Cauwenberghs, Gert
    Jung, Tzyy-Ping
    2014 36TH ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY (EMBC), 2014, : 3849 - 3852
  • [38] Implementation and modeling for high-performance I/O Hub used in SPARC M7 processor-based servers
    Feehrer, John
    Hughes, Jeffry
    Kurth, Hugh
    Pabisz, David
    Yakutis, Peter
    2015 IEEE 9TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANYCORE SYSTEMS-ON-CHIP (MCSOC), 2015, : 275 - 282
  • [39] Design, Implementation and Evaluation of a FPGA Embedded Digital Systems Course at the University Level
    Gomez Lopez, M. A.
    Goy, C. B.
    Herrera, M. C.
    IEEE LATIN AMERICA TRANSACTIONS, 2013, 11 (01) : 137 - 142
  • [40] Integral-image based implementation of U-SURF algorithm for embedded super parallel processor
    Sato, Yoshinori
    Sugimura, Takeaki
    Noda, Hideyuki
    Okuno, Yoshihiro
    Arimoto, Kazutami
    Nagasaki, Takeshi
    2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2009), 2009, : 485 - +
12345