Sub-Bandgap Photonic Capacitance-Voltage Method for Characterization of the Interface Traps in Low Temperature Poly-Silicon Thin-Film Transistors

被引:2
|
作者
Hwang, Jun Seok [1 ]
Bae, Hagyoul [1 ]
Lee, Jungmin [1 ]
Choi, Sung-Jin [1 ]
Kim, Dae Hwan [1 ]
Kim, Dong Myong [1 ]
机构
[1] Kookmin Univ, Sch Elect Engn, Seoul 136702, South Korea
基金
新加坡国家研究基金会;
关键词
Interface traps; low temperature poly-silicon; modeling; optical response; thin-film transistors; sub-bandgap photon; BODY-FACTOR TECHNIQUE; DENSITY-OF-STATES; EXTRACTION; TFTS;
D O I
10.1109/LED.2015.2406700
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Sub-bandgap (E-ph < E-g) photonic capacitancevoltage method (PCVM) is proposed for the energy distribution [D-it(E)] of interface traps at the SiO2/low temperature poly-silicon (LTPS) junction interface in LTPS thin-film transistors (TFTs). The differential capacitance-voltage (C-V) characteristics under dark and sub-bandgap photoillumination are obtained by excitation of electrons from the valence band to the empty interface states over the photoresponsive range (E-F <= E-t <= E-V + E-ph) while suppressing the band-to-band electron-hole-pair generation. We applied the sub-bandgap PCVM technique to accumulation mode p-channel LTPS TFTs with W/L = 3/30 mu m/mu m. Extracted interface trap density ranges D-it(E) = 10(10)-10(11) cm(-2)eV(-1) over the bandgap.
引用
收藏
页码:339 / 341
页数:3
相关论文
共 45 条
  • [41] High-performance polycrystalline silicon thin-film transistors with low trap density at the Gate-SiO2/Si interface fabricated by low-temperature process
    Abe, Daisuke
    Inoue, Satoshi
    Shimoda, Tatsuya
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (12): : 9066 - 9068
  • [42] Surface Engineering of Polycrystalline Silicon for Long-Term Mechanical Stress Endurance Enhancement in Flexible Low Temperature Poly-Si Thin-Film Transistors
    Chen, Bo-Wei
    Chang, Ting-Chang
    Chang, Kuan-Chang
    Hung, Yu-Ju
    Huang, Shin-Pin
    Chen, Hua-Mao
    Liao, Po-Yung
    Lin, Yu-Ho
    Huang, Hui-Chun
    Chiang, Hsiao-Cheng
    Yang, Chung-I
    Zheng, Yu-Zhe
    Chu, Ann-Kuo
    Li, Hung-Wei
    Tsai, Chih-Hung
    Lu, Hsueh-Hsing
    Wang, Terry Tai-Jui
    Chang, Tsu-Chiang
    ACS APPLIED MATERIALS & INTERFACES, 2017, 9 (13) : 11942 - 11949
  • [43] A New Method for Determining the Subgap Density of States in n-/p-Type Low-Temperature Polycrystalline-Silicon Thin-Film Transistors
    Lee, Injae
    Kim, Miryeon
    Shin, Min-Ho
    Shin, Hyungsoon
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (05) : 2951 - 2958
  • [44] Threshold voltage uniformity improvement by introducing charge injection tuning for low-temperature poly-Si thin film transistors with metal/oxide/nitride/oxide/silicon structure
    Goto, Tetsuya
    Suwa, Tomoyuki
    Katayama, Keita
    Nishida, Shu
    Ikenoue, Hiroshi
    Sugawa, Shigetoshi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2024, 63 (02)
  • [45] A poly(styrene-co-methyl methacrylate)/room-temperature sputtered hafnium oxide bi-layer dielectrics as gate insulator for a low voltage organic thin-film transistors
    Huang, Ting-Hsiang
    Liu, Kou-Chen
    Pei, Zingway
    Lin, Wen-Kai
    Chang, Shu-Tong
    ORGANIC ELECTRONICS, 2011, 12 (09) : 1527 - 1532