High-level Synthesis-based Signal Coding

被引:0
|
作者
Dossis, Michael [1 ]
Androulidakis, Iosif [2 ]
机构
[1] TEI Western Macedonia, Dept Informat Engn, Kastoria, Greece
[2] Univ Ioannina, Ioannina, Greece
来源
2016 INTERNATIONAL CONFERENCE ON INFORMATION AND DIGITAL TECHNOLOGIES (IDT) | 2016年
关键词
High-level Synthesis; Signal Coding; Low level Design; EDA; formal verification; simulation; DESIGN; EXPLORATION;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The extremely populated state of current ICs have motivated for advanced High-level Synthesis techniques to be used for specialized circuits. Due to the complexity and lack of flexibility of existing High-level Synthesis tools, most of the low level circuits such as signal coding blocks were left out of the EDA scope and to the responsibility of layout engineers. In this paper we present a High-level Synthesis approach which is suitable for both complex and low level custom block design. The advantage of this approach is a uniform and formal treatment of both high-level and low-level design, as well as provably correct results.
引用
收藏
页码:90 / 94
页数:5
相关论文
共 50 条
  • [31] A high-level synthesis system for digital signal processing based on data-flow graph enumeration
    Togawa, N
    Hisaki, T
    Yanagisawa, M
    Ohtsuki, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (12) : 2563 - 2575
  • [32] A high-level synthesis system for digital signal processing based on enumerating data-flow graphs
    Togawa, N
    Hisaki, T
    Yanagisawa, M
    Ohtsuki, T
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 265 - 274
  • [33] HIGH-LEVEL FACTORS ALTER SIGNAL DETECTABILITY
    DOYLE, JR
    BEHAVIORAL AND BRAIN SCIENCES, 1988, 11 (04) : 711 - 711
  • [34] Opportunities for High-Level Parallelism in Multiview Video Coding
    Jiang, Caoyang
    Nooshabadi, Saeid
    2016 DATA COMPRESSION CONFERENCE (DCC), 2016, : 607 - 607
  • [35] HIGH-LEVEL MODULATION AND CODING FOR NONLINEAR SATELLITE CHANNELS
    BIGLIERI, E
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1984, 32 (05) : 616 - 626
  • [36] ILP-based Modulo Scheduling for High-level Synthesis
    Oppermann, Julian
    Koch, Andreas
    Reuter-Oppermann, Melanie
    Sinnen, Oliver
    2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), 2016,
  • [37] Loop Coarsening in C-based High-Level Synthesis
    Schmid, Moritz
    Reiche, Oliver
    Hannig, Frank
    Teich, Juergen
    PROCEEDINGS OF THE ASAP2015 2015 IEEE 26TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2015, : 166 - 173
  • [38] A graph-based framework for High-level test synthesis
    Bashari, Ali Pourghaffari
    Pourmozafari, Saadat
    WORLD CONGRESS ON ENGINEERING 2007, VOLS 1 AND 2, 2007, : 486 - +
  • [39] Genetic Algorithm Based Pipeline Scheduling in High-level Synthesis
    Gao, Xiaohao
    Yoshimura, Takeshi
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [40] THE INTEGRATION OF LOGIC SYNTHESIS AND HIGH-LEVEL SYNTHESIS
    CAMPOSANO, R
    TREVILLYAN, LH
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 744 - 747