Investigation of Stepwise Charging Circuits for Power-Clock Generation in Adiabatic Logic

被引：0

作者：

Raghav, Himadri Singh ^{[1
]}

Bartlett, Vivian A. ^{[1
]}

Kale, Izzet ^{[1
]}

机构：

[1] Univ Westminster, Appl DSP & VLSI Res Grp, Dept Engn, London W1W 6UW, England

来源：

2016 12TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME) | 2016年

关键词：

power-clocks; adiabatic circuits; stepwise charging; tank-capacitor; energy recovery;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The generation of power-clocks in adiabatic integrated circuits is investigated. Specifically, we consider stepwise charging strategies (2, 3, 4, 5, 6, 7, and 8-step) based on tank-capacitor circuits, comparing them in terms of their energy recovery properties and complexity. We show that energy recovery achievable depends on the tank-capacitor size. We also show that tank-capacitor sizes can be reduced as their number increases concluding that combined tank capacitance (CTT) versus load capacitance (CL) ratio is the significant parameter. We propose that using a CTT/CL ratio of 10 and using a 4-step charging power-clock constitute appropriate trade-offs in practical circuits.

引用

页数：4

共 50 条

[1] Power-clock gating in adiabatic logic circuits
Teichmann, P
Fischer, J
Henzler, S
Amirante, E
Schmitt-Landsiedel, D
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 638 - 646
[2] Investigation of the Power-Clock Network Impact on Adiabatic Logic
Jeanniot, Nicolas
Todri-Sanial, Aida
Nouet, Pascal
Pillonnet, Gael
Fanet, Herve
2016 IEEE 20TH WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2016,
[3] Energy Efficiency of 2-Step Charging Power-Clock for Adiabatic Logic
Raghav, Himadri Singh
Bartlett, Vivian A.
Kale, Izzet
PROCEEDINGS OF 2016 26TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2016, : 176 - 182
[4] Power-Clock Generator Impact on the Performance of NEM-Based Quasi-Adiabatic Logic Circuits
Houri, Samer
Billiot, Gerard
Belleville, Marc
Valentian, Alexandre
Fanet, Herve
REVERSIBLE COMPUTATION, RC 2015, 2015, 9138 : 267 - 272
[5] Impact of Adiabatic Logic Families on the Power-Clock Generator Energy Efficiency
Maheshwari, Sachin
Kale, I.
2019 15TH CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2019, : 25 - 28
[6] Pass-transistor adiabatic logic using single power-clock supply
Oklobdzija, VG
Maksimovic, D
Lin, FC
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (10): : 842 - 846
[7] Power-Clock-Gating in adiabatic Logic Circuits
Teichmann, Ph
Fischer, J.
Amirante, E.
Schmitt-Landsiedel, D.
ADVANCES IN RADIO SCIENCE, 2006, 4 (275-280) : 275 - 280
[8] Clocked CMOS adiabatic logic with integrated single-phase power-clock supply
Maksimovic, D
Oklobdzija, VG
Nikolic, B
Current, KW
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (04) : 460 - 463
[9] Low-power adiabatic sequential circuits using two-phase power-clock supply
Wu, YB
Dong, HY
Yi, W
Hu, JP
2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 235 - 238
[10] Design and experimental verification of a CMOS adiabatic logic with single-phase power-clock supply
Maksimovic, D
Oklobdzija, VG
Nikolic, B
Current, KW
40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 417 - 420

← 1 2 3 4 5 →