Fast Neuromimetic Object Recognition Using FPGA Outperforms GPU Implementations

被引:22
|
作者
Orchard, Garrick [1 ,2 ]
Martin, Jacob G. [3 ]
Vogelstein, R. Jacob
Etienne-Cummings, Ralph [1 ]
机构
[1] Johns Hopkins Univ, Dept Elect & Comp Engn, Baltimore, MD 21218 USA
[2] Natl Univ Singapore, Singapore Inst Neurotechnol, Singapore 117456, Singapore
[3] Johns Hopkins Univ, Appl Phys Lab, Laurel, MD 20723 USA
关键词
Field programmable gate arrays; object recognition; HMAX; HARDWARE ARCHITECTURE; REPRESENTATION; CLASSIFICATION; FEATURES; CORTEX;
D O I
10.1109/TNNLS.2013.2253563
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Recognition of objects in still images has traditionally been regarded as a difficult computational problem. Although modern automated methods for visual object recognition have achieved steadily increasing recognition accuracy, even the most advanced computational vision approaches are unable to obtain performance equal to that of humans. This has led to the creation of many biologically inspired models of visual object recognition, among them the hierarchical model and X (HMAX) model. HMAX is traditionally known to achieve high accuracy in visual object recognition tasks at the expense of significant computational complexity. Increasing complexity, in turn, increases computation time, reducing the number of images that can be processed per unit time. In this paper we describe how the computationally intensive and biologically inspired HMAX model for visual object recognition can be modified for implementation on a commercial field-programmable aate Array, specifically the Xilinx Virtex 6 ML605 evaluation board with XC6VLX240T FPGA. We show that with minor modifications to the traditional HMAX model we can perform recognition on images of size 128 x 128 pixels at a rate of 190 images per second with a less than 1% loss in recognition accuracy in both binary and multiclass visual object recognition tasks.
引用
收藏
页码:1239 / 1252
页数:14
相关论文
共 50 条
  • [31] Fast Generalized Fourier Descriptor for object recognition of image using CUDA
    Haythem, Bahri
    Mohamed, Hallek
    Marwa, Chouchene
    Fatma, Sayadi
    Mohamed, Atri
    2014 WORLD SYMPOSIUM ON COMPUTER APPLICATIONS & RESEARCH (WSCAR), 2014,
  • [32] Fast Concurrent Object Localization and Recognition
    Yeh, Tom
    Lee, John J.
    Darrell, Trevor
    CVPR: 2009 IEEE CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION, VOLS 1-4, 2009, : 280 - +
  • [33] A Fast Military Object Recognition using Extreme Learning Approach on CNN
    Surrisyad, Hari
    Wahyono
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2020, 11 (12) : 210 - 220
  • [34] A Fast Military Object Recognition using Extreme Learning Approach on CNN
    Surrisyad H.
    Wahyono
    Surrisyad, Hari, 2020, Science and Information Organization (11) : 210 - 220
  • [35] Fast and automatic object pose estimation for range images on the GPU
    Park, In Kyu
    Germann, Marcel
    Breitenstein, Michael D.
    Pfister, Hanspeter
    MACHINE VISION AND APPLICATIONS, 2010, 21 (05) : 749 - 766
  • [36] Fast and automatic object pose estimation for range images on the GPU
    In Kyu Park
    Marcel Germann
    Michael D. Breitenstein
    Hanspeter Pfister
    Machine Vision and Applications, 2010, 21 : 749 - 766
  • [37] Fast and Energy-Efficient Block Ciphers Implementations in ARM Processors and Mali GPU
    Lee, W. K.
    Phan, Raphael C. -W.
    Goi, B. M.
    IETE JOURNAL OF RESEARCH, 2022, 68 (04) : 2675 - 2682
  • [38] An Object Recognition-Based Neuroscience Engineering: A Study for Future Implementations
    Bhatt, Mohammed Wasim
    Sharma, Sparsh
    ELECTRICA, 2023, 23 (02): : 262 - 269
  • [39] Comparison of GPU and FPGA Implementation of SVM Algorithm for Fast Image Segmentation
    Pietron, Marcin
    Wielgosz, Maciej
    Zurek, Dominik
    Jamro, Ernest
    Wiatr, Kazimierz
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2013, 2013, 7767 : 292 - 302
  • [40] Simple and Fast Parallel Algorithms for the Voronoi Map and the Euclidean Distance Map, with GPU implementations
    Honda, Takumi
    Yamamoto, Shinnosuke
    Honda, Hiroaki
    Nakano, Koji
    Ito, Yasuaki
    2017 46TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING (ICPP), 2017, : 362 - 371