A 20.7 mW Continuous-time ΔΣ Modulator with 15 MHz Bandwidth and 70 dB Dynamic Range

被引：20

作者：

Reddy, Karthikeyan ^{[1
]}

Pavan, Shanthi ^{[1
]}

机构：

[1] Indian Inst Technol, Madras 600036, Tamil Nadu, India

来源：

ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2008年

关键词：

ADC;

D O I：

10.1109/ESSCIRC.2008.4681829

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present a CT-Delta Sigma modulator operating at a sampling rate of 300 Msps in a 0.18 mu m CMOS process. A low power four bit flash ADC and a complementary current-steering DAC are used to reduce power and noise. The opamps used in the active-RC loop filter are deliberately made slow to further reduce current consumption and the resulting loop delay is compensated. The modulator achieves a peak SNR of 67.2dB in a 15 MHz bandwidth (OSR=10) while dissipating only 20.7 mW from a 1.8 V supply.

引用

页码：210 / 213

页数：4

共 50 条

[21] A Continuous-time ΔΣ Modulator with 87 dB Dynamic Range in a 2 MHz Signal Bandwidth Using a Switched-Capacitor Return-to-Zero DAC
Nandi, Timir
Boominathan, Karthikeya
Pavan, Shanthi
2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
[22] A 77-dB dynamic range, 7.5-MHz hybrid continuous-time/discrete-time cascaded ΣΔ modulator
Kulchycki, Scott D.
Trofin, Roxana
Vleugels, Katelijn
Wooley, Bruce A.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) : 796 - 804
[23] A 2.2-mW CMOS bandpass continuous-time multibit Δ-Σ ADC with 68 dB of dynamic range and 1-MHz bandwidth for wireless applications
Kappes, MS
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (07) : 1098 - 1104
[24] Analysis and design of a continuous-time sigma-delta modulator with 20MHz signal bandwidth, 53.6dB dynamic range and 51.4dB SNDR
Wang, Tao
Liang, Liping
DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 79 - +
[25] An 8.5 mW Continuous-Time ΔΣ Modulator With 25 MHz Bandwidth Using Digital Background DAC Linearization to Achieve 63.5 dB SNDR and 81 dB SFDR
Kauffman, John G.
Witte, Pascal
Becker, Joachim
Ortmanns, Maurits
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (12) : 2869 - 2881
[26] A 100-Mhz Bandwidth 80-dB Dynamic Range Continuous-Time Delta-Sigma Modulator with a 2.4-Ghz Clock Rate
Xiao, Yao
Lu, Zhifei
Ren, Zhaofeng
Peng, Xizhu
Tang, He
NANOSCALE RESEARCH LETTERS, 2020, 15 (01):
[27] A 100-Mhz Bandwidth 80-dB Dynamic Range Continuous-Time Delta-Sigma Modulator with a 2.4-Ghz Clock Rate
Yao Xiao
Zhifei Lu
Zhaofeng Ren
Xizhu Peng
He Tang
Nanoscale Research Letters, 15
[28] A 5.8 mW Continuous-Time ΔΣ Modulator With 20 MHz Bandwidth Using Time-Domain Flash Quantizer
Chen, Zong-Yi
Hung, Chung-Chih
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2015, 5 (04) : 574 - 583
[29] A 3.3-mW ΣΔ modulator for UMTS in 0.18-μm CMOS with 70-dB dynamic range in 2-MHz bandwidth
van Veldhoven, RHM
Minnis, BJ
Hegt, HA
van Roermund, AHM
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) : 1645 - 1652
[30] A 9-mW Continuous-time Hybrid Active-Passive ΣΔ Modulator with 84-dB Dynamic Range
Ye, Tianfeng
Zhang, Yi
Hong, Zhiliang
Liu, Bill Yang
IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2010, 5 (06) : 615 - 620

← 1 2 3 4 5 →