Influence of underfill materials on the reliability of coreless flip chip package

被引:15
|
作者
Chuang, Chun-Chih [1 ]
Yang, Tsung-Fu [1 ]
Juang, Jin-Ye [1 ]
Hung, Yin-Po [1 ]
Zhan, Chau-Jie [1 ]
Lin, Yu-Min [1 ]
Lin, Ching-Tsung [1 ]
Chang, Pei-Chen [1 ]
Chang, Tao-Chih [1 ]
机构
[1] Ind Technol Res Inst, Elect & Optoelect Res Labs, Hsinchu 31040, Taiwan
关键词
D O I
10.1016/j.microrel.2008.09.005
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A flip chip package was assembled by using 6-layer laminated polyimide coreless substrate, eutectic Sn37Pb solder bump, two kinds of underfill materials and Sn3.0Ag0.5Cu solder balls. Regarding to the yield, the peripheral solder joints were often found not to connect with the substrate due to the warpage at high temperature, modification of reflow profile was benefit to improve this issue. All the samples passed the moisture sensitive level test with a peak temperature of 260 degrees C and no delamination at the interface of underfill and substrate was found. In order to know the reliability of coreless flip chip package, five test items including temperature cycle test (TCT), thermal shock test (TST), highly accelerated stress test (HAST), high temperature storage test (HTST) and thermal humidity storage test (THST) were done. Both of the two underfill materials could make the samples pass the HTST and THST, however, in the case of TCT, TST and HAST, the reliability of coreless flip chip package was dominated by underfill material. A higher Young's modules of underfill, the more die crack failures were found. Choosing a correct underfill material was the key factor for volume production of coreless flip chip package. (C) 2008 Published by Elsevier Ltd.
引用
收藏
页码:1875 / 1881
页数:7
相关论文
共 50 条
  • [31] Influence of different modeling approaches for solder and underfill on the reliability assessment of flip chip assemblies
    Feustel, F
    Wiese, S
    Meusel, E
    MICRO MATERIALS, PROCEEDINGS, 2000, : 1158 - 1160
  • [32] Application of Underfill for Flip-Chip Package Using Ultrasonic Bonding
    Noh, Bo-In
    Koo, Ja-Myeong
    Jo, Jung-Lae
    Jung, Seung-Boo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (05) : 4257 - 4261
  • [33] The effect of flow properties on filler settling of underfill in the flip chip package
    Wang, JL
    Chen, T
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 761 - 766
  • [34] Methods of underfill flow voids detection and minimization in flip chip package
    Wang, JL
    Hsu, M
    Dunaway, P
    He, DM
    Buckmann, K
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 190 - 195
  • [35] Potential failure sites in a flip-chip package with and without underfill
    Madenci, E.
    Shkarayev, S.
    Mahajan, R.
    Journal of Electronic Packaging, Transactions of the ASME, 1998, 120 (04): : 336 - 341
  • [36] Evaluating underfill material for flip chip ball grid array package
    Wang, YP
    Chai, K
    Her, TD
    Lo, R
    PROCEEDINGS OF 3RD ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2000, : 223 - 227
  • [37] Application of underfill for flip-chip package using ultrasonic bonding
    Noh, Bo-In
    Koo, Ja-Myeong
    Jo, Jung-Lae
    Jung, Seung-Boo
    Japanese Journal of Applied Physics, 2008, 47 (5 PART 2): : 4257 - 4261
  • [38] Stress Analysis of Underfill during Curing Process in Flip Chip Package
    Zhong, Cheng
    Li, Chenglong
    Jiang, Ruoyu
    Li, Yulong
    Peng, Xu
    Li, Gang
    Zhu, Pengli
    Lu, Jibao
    Sun, Rong
    2022 23RD INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2022,
  • [39] Potential failure sites in a flip-chip package with and without underfill
    Madenci, E
    Shkarayev, S
    Mahajan, R
    JOURNAL OF ELECTRONIC PACKAGING, 1998, 120 (04) : 336 - 341
  • [40] Correlation of underfill viscosity and contact angle on surfaces in a flip chip package
    Sze, HP
    Rasiah, IJ
    PROCEEDINGS OF 3RD ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2000, : 186 - 190