EFSM manipulation to increase high-level ATPG effectiveness

被引:0
|
作者
Di Guglielmo, Giuseppe [1 ]
Fummi, Franco [1 ]
Marconcini, Cristina [1 ]
Pravadelli, Graziano [1 ]
机构
[1] Univ Verona, Dipartimento Informat, Strada Grazie 15, I-37134 Verona, Italy
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The EFSM paradigm can be efficiently adopted to model complex designs without incurring in the state explosion problem typical of the traditional FSM paradigm. However, traversing an EFSM can be more difficult than an FSM because the guards of transitions involve both primary inputs and internal registers. Hard-to-traverse transitions represent a problem when a simulation-based approach is applied to perform functional validation. In fact, they do not allow a complete exploration of the state space. In this paper, EFSM hard-to-traverse transitions are classified, and a set of transformations is proposed to generate an EFSM model which is easy to be traversed. This allows pseudo-deterministic ATPGs to more uniformly analyze the state space of the resulting EFSM.
引用
收藏
页码:57 / +
页数:2
相关论文
共 50 条
  • [1] High-level observability for effective high-level ATPG
    Corno, Fulvio
    Sonza Reorda, Matteo
    Squillero, Giovanni
    Proceedings of the IEEE VLSI Test Symposium, 2000, : 411 - 416
  • [2] Effective techniques for high-level ATPG
    Corno, F
    Cumani, G
    Reorda, MS
    Squillero, G
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 225 - 230
  • [3] Search-space optimizations for high-level ATPG
    Campos, Jorge
    Al-Asaad, Hussain
    MTV 2005: SIXTH INTERNATIONAL WORKSHOP ON MICROPRESSOR TEST AND VERIFICATION: COMMON CHALLENGES AND SOLUTIONS, PROCEEDINGS, 2006, : 84 - +
  • [4] Enhancing topological ATPG with high-level information and symbolic techniques
    Corno, F
    Patel, JH
    Rudnick, EM
    Reorda, MS
    Vietti, R
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 504 - 509
  • [5] Coverage of formal properties based on a high-level fault model and functional ATPG
    Fummi, F
    Pravadelli, G
    Toto, F
    ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 162 - 167
  • [6] Guided Gate-level ATPG for Sequential Circuits using a High-level Test Generation Approach
    Alizadeh, Bijan
    Fujita, Masahiro
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 420 - 425
  • [7] THE EFFECTIVENESS OF TASK-LEVEL PARALLELISM FOR HIGH-LEVEL VISION
    HARVEY, W
    KALP, D
    TAMBE, M
    MCKEOWN, D
    NEWELL, A
    SIGPLAN NOTICES, 1990, 25 (03): : 156 - 167
  • [8] HIGH-LEVEL DATA MANIPULATION FOR USE WITH THE CODASYL DATABASE.
    Nagahama, Yoshihiro
    Tanaka, Takeshi
    Okada, Shizuo
    Denki Tsushin Kenkyujo kenkyu jitsuyoka hokoku, 1985, 34 (06): : 1017 - 1028
  • [9] On the increase of predictive performance with high-level data fusion
    Doeswijk, T. G.
    Smilde, A. K.
    Hageman, J. A.
    Westerhuis, J. A.
    van Eeuwijk, F. A.
    ANALYTICA CHIMICA ACTA, 2011, 705 (1-2) : 41 - 47
  • [10] High-Level Manipulation of OpenCL-Based Subvectors and Submatrices
    Rupp, Karl
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE, ICCS 2012, 2012, 9 : 1857 - 1866