High-level observability for effective high-level ATPG

被引:0
|
作者
Corno, Fulvio [1 ]
Sonza Reorda, Matteo [1 ]
Squillero, Giovanni [1 ]
机构
[1] Politecnico di Torino, Torino, Italy
关键词
Algorithms - Computer hardware description languages - Computer simulation - Computer software - Gates (transistor) - Integrated circuit layout - Observability;
D O I
暂无
中图分类号
学科分类号
摘要
This paper focuses on observability, one of the open issues in High-Level test generation. Three different approximate metrics for taking observability into account during RT-level ATPG are presented. Metrics range from a really naive and optimistic one to more sophisticated analysis. Metrics are evaluated including them into the calculation of the fitness function used in a RT-level ATPG. Advantages and disadvantages are illustrated. Experimental results show how sharp observability metrics are crucial for making effective RT-level ATPG possible: test sequences generated at RT-level outperform commercial gate-level ATPGs on some ITC99 benchmark circuits.
引用
收藏
页码:411 / 416
相关论文
共 50 条
  • [1] Effective techniques for high-level ATPG
    Corno, F
    Cumani, G
    Reorda, MS
    Squillero, G
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 225 - 230
  • [2] Search-space optimizations for high-level ATPG
    Campos, Jorge
    Al-Asaad, Hussain
    MTV 2005: SIXTH INTERNATIONAL WORKSHOP ON MICROPRESSOR TEST AND VERIFICATION: COMMON CHALLENGES AND SOLUTIONS, PROCEEDINGS, 2006, : 84 - +
  • [3] EFSM manipulation to increase high-level ATPG effectiveness
    Di Guglielmo, Giuseppe
    Fummi, Franco
    Marconcini, Cristina
    Pravadelli, Graziano
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 57 - +
  • [4] High-Level Controllability and Observability Analysis for Test Synthesis
    Frank F. Hsu
    Janak H. Patel
    Journal of Electronic Testing, 1998, 13 : 93 - 103
  • [5] Enhancing topological ATPG with high-level information and symbolic techniques
    Corno, F
    Patel, JH
    Rudnick, EM
    Reorda, MS
    Vietti, R
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 504 - 509
  • [6] High-level controllability and observability analysis for test synthesis
    Hsu, FF
    Patel, JH
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 13 (02): : 93 - 103
  • [7] High-level controllability and observability analysis for test synthesis
    Univ of Illinois, Urbana, United States
    J Electron Test Theory Appl JETTA, 2 (93-103):
  • [9] A HIGH-LEVEL COLLABORATION
    OLEARY, J
    MECHANICAL ENGINEERING, 1993, 115 (07) : 2 - 2
  • [10] DEFLATION AT A HIGH-LEVEL
    不详
    ECONOMIST, 1957, 184 (10): : 759 - 760