Buck converter-based cascaded asymmetrical multilevel inverter with reduced components

被引:10
|
作者
Singh, Jiwanjot [1 ]
Dahiya, Ratna [1 ]
Saini, Lalit Mohan [1 ]
机构
[1] Natl Inst Technol, Dept Elect Engn, Kurukshetra, Haryana, India
关键词
buck converter; cascaded asymmetrical multilevel inverter; efficiency; nearest level control modulation; total harmonic distortion; MINIMUM NUMBER; TOPOLOGY;
D O I
10.1002/etep.2501
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a new topology of the cascaded asymmetrical multilevel inverter (CAMI) has been presented. In the output voltage of the CAMI, a high number of levels are required to reduce the total harmonic distortion (THD). To increase the number of levels, more auxiliary H-bridges are required to connect with the MAIN H-bridge of the CAMI, which increases the number of components, cost, and space for installation. To solve this problem, a low-rating buck converter is connected with one of the auxiliary bridge. With this modification, any number of levels can be achieved in the output voltage with lesser number of circuit components. To show the ability of the proposed variable voltage CAMI, it is compared with existing cascaded multilevel inverter topologies in terms of number of semiconductor devices, the number of DC sources, variety of DC sources, total standing voltage, the number of semiconductor devices in the current path, efficiency, and THD. In this paper, simulation of the proposed topology with nearest level control modulation has been performed using MATLAB/SIMULINK environment. The output voltage, load current, power factor, power, and THD have been obtained by simulation of 21-level variable voltage CAMI and are validated by experiment results under a resistive and motor load. Hardware implementation has been done by compiling nearest level control modulation into dSPACE DS1104 R&D controller board.
引用
收藏
页数:17
相关论文
共 50 条
  • [31] Cascaded Multilevel Inverter Topology Based on Cascaded H-Bridge Multilevel Inverter
    Noman, Abdullah M.
    Al-Shamma'a, Abdullrahman A.
    Addoweesh, Khaled E.
    Alabduljabbar, Ayman A.
    Alolah, Abdulrahman I.
    ENERGIES, 2018, 11 (04)
  • [32] A New Basic Unit for Symmetric and Asymmetric Cascaded Multilevel Inverter with Reduced Number of Components
    Babaei, Ebrahim
    Sarbanzadeh, Maryam
    Hosseinzadeh, Mohammad Ali
    Cecati, Carlo
    PROCEEDINGS OF THE IECON 2016 - 42ND ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2016, : 3147 - 3152
  • [33] Solar Powered Asymmetric Cascaded Multilevel Converter fed Multilevel Inverter
    Jayasudha, K.
    Subramanian, Vijayalakshmi
    Marimuthu, M.
    Ponraj, Ram Prakash
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2025, 20 (01) : 539 - 552
  • [34] Comparison of Multilevel Converter-Based STATCOMs
    Vivas, J. H.
    Bergna, G.
    Boyra, M.
    PROCEEDINGS OF THE 2011-14TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE 2011), 2011,
  • [35] SINGLE-PHASE DISTRIBUTED GENERATION SYSTEM BASED ON ASYMMETRICAL CASCADED MULTILEVEL INVERTER
    Pimentel, Sergio Pires
    Moreno Martinez, Rodolfo Manuel
    Pomilio, Jose Antenor
    2009 BRAZILIAN POWER ELECTRONICS CONFERENCE, VOLS 1 AND 2, 2009, : 782 - 789
  • [36] A cascaded converter-based StatCom with energy storage
    Chang, Q
    Crow, ML
    2002 IEEE POWER ENGINEERING SOCIETY WINTER MEETING, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 2002, : 544 - 549
  • [37] Asymmetric Cascaded Multilevel Inverter with Capacitor-based Half-bridge Cells and Reduced Number of Components
    Eskandari, Reyhaneh
    Jahan, Hossein Khoun
    Shotorbani, Amin Mohammadpour
    Abapour, Mehdi
    Peyghami, Saeed
    Blaabjerg, Frede
    2020 IEEE 21ST WORKSHOP ON CONTROL AND MODELING FOR POWER ELECTRONICS (COMPEL), 2020, : 204 - 209
  • [38] A 31-Level Asymmetrical Cascaded Multilevel Inverter with DC-DC Flyback converter for Photovoltaic System
    Shankar, J. Gowri
    Edward, J. Belwin
    Kumar, K. Sathish
    Raglend, I. Jaocb
    2017 INTERNATIONAL CONFERENCE ON HIGH VOLTAGE ENGINEERING AND POWER SYSTEMS (ICHVEPS), 2017, : 277 - 282
  • [39] Compact symmetrical and asymmetrical multilevel inverter with reduced switches
    Anand, Vishal
    Singh, Varsha
    INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (08)
  • [40] An asymmetrical multilevel inverter topology with reduced source count
    Reddy, K. Raghavendra
    Sabyasachi, Sidharth
    Meshram, P. M.
    Borghate, V. B.
    2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,