Design of an ASIC chip for skeletonization of graylevel digital images

被引:1
|
作者
Majumdar, B [1 ]
Ramakrishna, VV [1 ]
Dey, PS [1 ]
Majumdar, AK [1 ]
机构
[1] INDIAN INST TECHNOL,DEPT COMP SCI & ENGN,KHARAGPUR 721302,W BENGAL,INDIA
关键词
ASIC; VLSI design; image processing; skeletonization; image thinning;
D O I
10.1155/1996/51972
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes the design of an ASIC chip for thinning of graylevel images. The chip implements a Min-Mau skeletonization algorithm and is based on a pipeline architecture where each stage of the pipeline performs masking operations on the graylevel images. The chip operates in real time at a frequency of 8 MHz and utilizes about 321 mils X 410 mils of silicon area.
引用
收藏
页码:83 / 90
页数:8
相关论文
共 50 条
  • [1] ASIC Design and Implementation for Digital Pulse Compression Chip
    高俊峰
    韩月秋
    王巍
    Journal of Beijing Institute of Technology(English Edition), 2004, (01) : 1 - 4
  • [2] DIGITAL DESIGN OF SKELETONIZATION
    Atay, Melike
    Yalcin, Mustak E.
    2014 22ND SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2014, : 718 - 721
  • [3] ASIC Design of a Digital Fuzzy System on Chip for Medical Diagnostic Applications
    Chowdhury, Shubhajit Roy
    Roy, Aniruddha
    Saha, Hiranmay
    JOURNAL OF MEDICAL SYSTEMS, 2011, 35 (02) : 221 - 235
  • [4] ASIC Design of a Digital Fuzzy System on Chip for Medical Diagnostic Applications
    Shubhajit Roy Chowdhury
    Aniruddha Roy
    Hiranmay Saha
    Journal of Medical Systems, 2011, 35 : 221 - 235
  • [5] Gabor transform applied to segmentation and skeletonization of digital images
    Perez, Ronald
    Lasso, William
    Jimenez, Carlos
    Mattos, Lorenzo
    Torres, Cesar O.
    JOURNAL OF COMPUTATIONAL METHODS IN SCIENCES AND ENGINEERING, 2014, 14 (1-3) : 219 - 225
  • [6] Design of an array processor for parallel skeletonization of images
    Bourbakis, N
    Steffensen, N
    Saha, B
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (04): : 284 - 298
  • [7] Adaptive graylevel digital watermark
    Niu, XM
    Sun, SH
    2000 5TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I-III, 2000, : 1293 - 1296
  • [8] Skeletonization and Partitioning of Digital Images Using Discrete Morse Theory
    Delgado-Friedrichs, Olaf
    Robins, Vanessa
    Sheppard, Adrian
    IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 2015, 37 (03) : 654 - 666
  • [9] DESIGN AND VLSI IMPLEMENTATION OF AN ASIC FOR REAL-TIME MANIPULATION OF DIGITAL COLOR IMAGES
    ANDREADIS, I
    STAVROGLOU, K
    TSALIDES, P
    MICROPROCESSORS AND MICROSYSTEMS, 1995, 19 (05) : 247 - 253
  • [10] Segmentation based compression for graylevel images
    Biswas, S
    PATTERN RECOGNITION, 2003, 36 (07) : 1501 - 1517