Quantization analysis and enhancement of a VLSI gradient-based motion estimation architecture

被引:45
|
作者
Botella, Guillermo [1 ,2 ]
Meyer-Baese, Uwe [2 ]
Garcia, Antonio [3 ]
Rodriguez, Manuel [3 ,4 ]
机构
[1] Univ Complutense Madrid, Dept Comp Architecture & Automat, E-28040 Madrid, Spain
[2] FAMU FSU Coll Engn, Dept Elect & Comp Engn, Tallahassee, FL USA
[3] Univ Granada, Dept Elect & Comp Technol, E-18071 Granada, Spain
[4] Univ Granada, Dept Architecture & Comp Technol, E-18071 Granada, Spain
关键词
Optical flow; Neuromorphic systems; DSPs; FPGAs; Quantization; Filtering design; Fixed-point vs. floating point; OPTICAL-FLOW; COMPUTATION; MODEL;
D O I
10.1016/j.dsp.2012.05.013
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Despite more than 40 years of research, motion estimation is still considered an emerging field, a field especially relevant today because of its vast utility for real-world applications. Currently, even the best bio-inspired algorithms lack certain characteristics that are readily found, for example, naturally in, say, mammals. Furthermore, the vast computational resources required are not usually affordable in real-time application. We present here a useful framework for building bio-inspired systems in real-time environments, reducing computational complexity. A complete quantization study of neuromorphic robust optical flow architecture is performed, using properties found in the cortical motion pathway. This architecture is designed for VLSI systems. An extensive analysis is performed to avoid compromising the viability and the robustness of the final system. A set of simulations and techniques that can be helpful for designing real-time artificial vision embedded systems and, specifically, gradient-based optical flow systems is shown. This work includes the final error results, resource usage, and performance data. (C) 2012 Elsevier Inc. All rights reserved.
引用
收藏
页码:1174 / 1187
页数:14
相关论文
共 50 条
  • [41] Flexible VLSI architecture for block-matching motion estimation
    Lee, Han-Kyu
    Nam, Jae-Yeal
    Choi, Jin-Soo
    Ha, Yeong-Ho
    1996, Inst of Electronics, Inf & Commun Engineers of Japan, Tokyo, Japan (E79-D)
  • [42] VLSI architecture for full search bock matching motion estimation
    Zheng, Zhaoqing
    Sang, Hongshi
    Fu, Shengmeng
    Shen, Xubang
    Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2007, 27 (03): : 397 - 401
  • [43] Gradient-Based Neural Architecture Search: A Comprehensive Evaluation
    Ali, Sarwat
    Wani, M. Arif
    MACHINE LEARNING AND KNOWLEDGE EXTRACTION, 2023, 5 (03): : 1176 - 1194
  • [44] VLSI architecture of binary encoding technique for fast motion estimation based on Hamming distances
    A. Arun
    M. Devaraju
    The Journal of Supercomputing, 2020, 76 : 4495 - 4507
  • [45] A VLSI architecture for variable block size video motion estimation
    Yap, SY
    McCanny, JV
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2004, 51 (07) : 384 - 389
  • [46] VLSI Architecture for Block-Matching Motion Estimation Algorithm
    Hsieh, Chaur-Heh
    Lin, Ting-Pang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1992, 2 (02) : 169 - 175
  • [47] A High Performance VLSI Architecture for Integer Motion Estimation in HEVC
    XuYuan
    Liu Jinsong
    Gong Liwei
    Zhang Zhi
    Teng, Robert K. F.
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [48] An efficient hierarchical motion estimation on algorithm and its VLSI architecture
    Wu, BF
    Peng, HY
    Chen, CJ
    Yu, TL
    Seventh IASTED International Conference on Signal and Image Processing, 2005, : 64 - 69
  • [49] VLSI Architecture Design for Reconfigurable Block Size Motion Estimation
    Li, Peng
    Tang, Hua
    2010 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS ICCE, 2010,
  • [50] Efficient hierarchical motion estimation algorithm and its VLSI architecture
    Wu, Bing-Fei
    Peng, Hsin-Yuan
    Yu, Tung-Lung
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (10) : 1385 - 1398