Novel Cascaded H-Bridge Multilevel Inverter with Harmonics Elimination

被引:0
|
作者
Gobinath, K. [1 ]
Mahendran, S. [1 ]
Gnanambal, I.
机构
[1] KS Rangasamy Coll Technol, Dept EEE, Thiruchengode, India
关键词
Multilevel Inverter; MATLAB; THD and Selective Harmonics Elimination;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Multilevel inverter is one of the most recent and popular type of advances in power electronics. It synthesizes desired output voltage waveform from several dc sources used as input for the multilevel inverter. This paper presents the two techniques for improving the quality of the output voltage and efficiency. First, new novel topology for multilevel inverter is introduced which reduces the number of switches compared to other for the same level of output voltage. Second, Selective Harmonics Elimination Stepped Waveform (SHESW) method is implemented to eliminate the lower order harmonics. Fundamental switching scheme is used to control the power electronics switches in the inverter. The proposed topology is suitable for any number of levels. When the levels are increased the number of switches used is reduced compared to the conventional cascaded H-bridge multilevel inverter. This paper is particularly focuses on seven level inverter. In the proposed topology only 7 switches were used. The harmonic reduction is achieved by selecting appropriate switching angles. It shows hope to reduce initial cost and complexity hence it is apt for industrial applications. In this paper third and fifth level harmonics have been eliminated. Simulation work is done using the MATLAB software which validates the proposed method and finally THD comparison is presented for analysis.
引用
收藏
页数:7
相关论文
共 50 条
  • [31] Multiband HCC for Cascaded H-bridge Multilevel Inverter based DSTATCOM
    Pandey, Ravikant
    Tripathi, Ravi Nath
    Hanamoto, Tsuyoshi
    PROCEEDINGS OF THE 2016 IEEE 11TH CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA), 2016, : 607 - 612
  • [32] A Developed H-Bridge Cascaded Multilevel Inverter with Reduced Switch Count
    Ponraj, Ram Prakash
    Sigamani, Titus
    Subramanian, Vijayalakshmi
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2021, 16 (03) : 1445 - 1455
  • [33] Asymmetrical Transistor-Clamped H-Bridge Cascaded Multilevel Inverter
    Elias, M. F. M.
    Rahim, N. A.
    Ping, H. W.
    Uddin, M. N.
    2012 IEEE INDUSTRY APPLICATIONS SOCIETY ANNUAL MEETING (IAS), 2012,
  • [34] An Improved Fault-Tolerant Cascaded H-bridge Multilevel Inverter
    Jakkula, Swamy
    Nakka, Jayaram
    Kishore, P. S. V.
    Haider, Sukanta
    Rajesh, Jami
    2022 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS, PEDES, 2022,
  • [35] A Modified Charge Balancing Scheme for Cascaded H-Bridge Multilevel Inverter
    Raj, Nithin
    Jagadanand, G.
    George, Saly
    JOURNAL OF POWER ELECTRONICS, 2016, 16 (06) : 2067 - 2075
  • [36] A Fault-Tolerant Hybrid Cascaded H-Bridge Multilevel Inverter
    Mhiesan, Haider
    Wei, Yuqi
    Siwakoti, Yam P.
    Mantooth, H. Alan
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2020, 35 (12) : 12702 - 12715
  • [37] Comparative Study Of SPWM And SVPWM Cascaded H-bridge Multilevel Inverter
    Kale, Akshay S.
    Tamhane, A., V
    Kalage, A. A.
    PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL (I2C2), 2017,
  • [38] Fault-tolerant design for multilevel cascaded H-bridge inverter
    Zang, Y
    Wang, X
    Xu, B
    Lin, JQ
    ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 8, 2005, : 259 - 263
  • [39] A New Cascaded H-Bridge Multilevel Inverter With Reduced Switch Count
    Mamilla, Sreenivasulu
    Anisetty, Suresh Kumar
    Pallavi, M. Rama
    PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES FOR SMART NATION (SMARTTECHCON), 2017, : 17 - 22
  • [40] A Developed H-Bridge Cascaded Multilevel Inverter with Reduced Switch Count
    Ram Prakash Ponraj
    Titus Sigamani
    Vijayalakshmi Subramanian
    Journal of Electrical Engineering & Technology, 2021, 16 : 1445 - 1455