Novel Cascaded H-Bridge Multilevel Inverter with Harmonics Elimination

被引:0
|
作者
Gobinath, K. [1 ]
Mahendran, S. [1 ]
Gnanambal, I.
机构
[1] KS Rangasamy Coll Technol, Dept EEE, Thiruchengode, India
关键词
Multilevel Inverter; MATLAB; THD and Selective Harmonics Elimination;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Multilevel inverter is one of the most recent and popular type of advances in power electronics. It synthesizes desired output voltage waveform from several dc sources used as input for the multilevel inverter. This paper presents the two techniques for improving the quality of the output voltage and efficiency. First, new novel topology for multilevel inverter is introduced which reduces the number of switches compared to other for the same level of output voltage. Second, Selective Harmonics Elimination Stepped Waveform (SHESW) method is implemented to eliminate the lower order harmonics. Fundamental switching scheme is used to control the power electronics switches in the inverter. The proposed topology is suitable for any number of levels. When the levels are increased the number of switches used is reduced compared to the conventional cascaded H-bridge multilevel inverter. This paper is particularly focuses on seven level inverter. In the proposed topology only 7 switches were used. The harmonic reduction is achieved by selecting appropriate switching angles. It shows hope to reduce initial cost and complexity hence it is apt for industrial applications. In this paper third and fifth level harmonics have been eliminated. Simulation work is done using the MATLAB software which validates the proposed method and finally THD comparison is presented for analysis.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Cascaded Multilevel Inverter Topology Based on Cascaded H-Bridge Multilevel Inverter
    Noman, Abdullah M.
    Al-Shamma'a, Abdullrahman A.
    Addoweesh, Khaled E.
    Alabduljabbar, Ayman A.
    Alolah, Abdulrahman I.
    ENERGIES, 2018, 11 (04)
  • [2] Harmonics and reactive power compensation using a cascaded H-bridge multilevel inverter
    Escalante, Miguel F.
    Arellano, Juan Jose
    2006 IEEE International Symposium on Industrial Electronics, Vols 1-7, 2006, : 1966 - 1971
  • [3] A Controller for Cascaded H-Bridge Multilevel Inverter
    Kalla, Ujjwal Kumar
    Verma, Avanti
    Singh, Bhim
    Joshi, Keshav
    2016 IEEE 7TH POWER INDIA INTERNATIONAL CONFERENCE (PIICON), 2016,
  • [4] Study of Cascaded H-Bridge Multilevel Inverter
    Gaikwad, Asha
    Arbune, Pallavi Appaso
    2016 INTERNATIONAL CONFERENCE ON AUTOMATIC CONTROL AND DYNAMIC OPTIMIZATION TECHNIQUES (ICACDOT), 2016, : 179 - 182
  • [5] Unified Selective Harmonic Elimination for Cascaded H-Bridge Asymmetric Multilevel Inverter
    Yang, Kehu
    Lan, Xinfu
    Zhang, Qi
    Tang, Xin
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2018, 6 (04) : 2138 - 2146
  • [6] A novel harmonics elimination method of cascaded multilevel inverter
    Liu, QingFeng
    Wang, HuaMin
    Leng, ZhaoXia
    TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 833 - +
  • [7] Selective Harmonic Elimination of Cascaded H-Bridge Multilevel Inverter using Genetic Algorithm
    Chatterjee, Aniruddho
    Rastogi, Adarsh
    Rastogi, Rajat
    Saini, Ajay
    Sahoo, Sarat Kumar
    2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
  • [8] A Single-Phase Cascaded H-Bridge Multilevel Inverter with Reduced Switching Devices and Harmonics
    Anan, Ashique
    Chakraborty, Tapan Kumar
    Mahmood, Khandaker Sultan
    2018 THE 6TH IEEE INTERNATIONAL CONFERENCE ON SMART ENERGY GRID ENGINEERING (SEGE 2018), 2018, : 222 - 225
  • [9] Cascaded Multilevel Inverter With Series Connection of Novel H-Bridge Basic Units
    Babaei, Ebrahim
    Laali, Sara
    Alilu, Somayeh
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (12) : 6664 - 6671
  • [10] A NOVEL CASCADED H-BRIDGE MULTILEVEL INVERTER BASED ON OPTIMAL PWM TECHNIQUE
    Maheswari, A.
    Gnanambal, I.
    ISTANBUL UNIVERSITY-JOURNAL OF ELECTRICAL AND ELECTRONICS ENGINEERING, 2013, 13 (01): : 1613 - 1621