System-on-a-chip (SoC)-based Hardware Acceleration for Extreme Learning Machine

被引：0
|
作者：
Safaei, Amin [1 ]
Wu, Q. M. Jonathan [1 ]
Yang, Yimin [1 ]
Akilan, Thangarajah [1 ]
机构：
[1] Univ Windsor, Dept Elect & Comp Engn, Windsor, ON, Canada
来源：
2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS) | 2017年
基金：
加拿大自然科学与工程研究理事会;
关键词：
Extreme learning machine; system on chip field-programmable gate array (SoC FPGA); hardware (HW) neural networks (NNs);
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Extreme learning machine (ELM) is a popular class of supervised models in machine learning that is used in a wide range of applications, such as image object classification, video content analysis (VCA) and human action recognition. However, ELM classification is a computationally demanding task, and the existing hardware implementations are not efficient for embedded systems. This work addresses the implementation of extreme learning machine (ELM) in a system on a chip field-programmable gate-array (SoC FPGA)-based customized architecture to efficiently utilize hardware accelerator. The optimization process consists of parallelism extraction, algorithm tuning and deep pipelining.
引用
收藏
页码：470 / 473
页数：4
相关论文
共 50 条
  • [31] Hardware Acceleration of Machine Learning Beyond Linear Algebra
    Muecke, Sascha
    Piatkowski, Nico
    Morik, Katharina
    MACHINE LEARNING AND KNOWLEDGE DISCOVERY IN DATABASES, ECML PKDD 2019, PT I, 2020, 1167 : 342 - 347
  • [32] Nonlinear Schrodinger Kernel for Hardware Acceleration of Machine Learning
    Zhou, Tingyi
    Scalzo, Fabien
    Jalali, Bahram
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2022, 40 (05) : 1308 - 1319
  • [33] Proposed Structure Hardware of the CNC for Machine Tools Based on System on Chip
    Do Van Can
    Nguyen Quang Dich
    Nguyen Phung Quang
    PROCEEDINGS OF 2016 THE 2ND INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION AND ROBOTICS, 2016, : 243 - 248
  • [34] A structured system methodology for FPGA based system-on-a-chip design
    Sedcole, P
    Cheung, PYK
    Constantinides, G
    Luk, W
    12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 271 - 272
  • [35] System-on-a-Chip Brain-Machine-Interface Design a Review and Perspective
    Van der Spiegel, Jan
    Zhang, Milin
    Liu, Xilin
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 203 - 206
  • [36] In-Hardware Training Chip Based on CMOS Invertible Logic for Machine Learning
    Onizawa, Naoya
    Smithson, Sean C.
    Meyer, Brett H.
    Gross, Warren J.
    Hanyu, Takahiro
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (05) : 1541 - 1550
  • [37] An atrial fibrillation detection system based on machine learning algorithm with mix-domain features and hardware acceleration
    Chen, Chao
    Ma, Caiyun
    Xing, Yantao
    Li, Zinan
    Gao, Hongxiang
    Zhang, Xiangyu
    Yang, Chenxi
    Liu, Chengyu
    Li, Jianqin
    2021 43RD ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE & BIOLOGY SOCIETY (EMBC), 2021, : 1423 - 1426
  • [38] Hardware Architecture Design of the Deep-learning-based Machine Vision Chip
    Chi, Yingying
    Cui, Wenpeng
    Qiao, Lei
    Long, Xitian
    Wang, Liang
    PROCEEDINGS OF 2019 IEEE 3RD INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC 2019), 2019, : 1110 - 1113
  • [39] Network-on-Chip hardware Trojan detection platform based on machine learning
    Yao, Jiaqi
    Zhang, Ying
    Xin, Chen
    Journal of Physics: Conference Series, 2022, 2189 (01):
  • [40] A phase-based stereo vision system-on-a-chip
    Diaz, Javier
    Ros, Eduardo
    Sabatini, Silvio P.
    Solari, Fabio
    Mota, Sonia
    BIOSYSTEMS, 2007, 87 (2-3) : 314 - 321
12345