A 10-bit 150MS/s SAR ADC with a Novel Capacitor Switching Scheme

被引：0
|
作者：
Mei, Fengyi [1 ]
Shu, Yujun [1 ]
Yu, Youling [1 ]
机构：
[1] Tong Univ, Sch Elect & Informat Engn, Shanghai, Peoples R China
来源：
2017 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE & COMMUNICATION TECHNOLOGY (CICT) | 2017年
关键词：
Capacitor switching scheme; MCS scheme; split CDAC; SAR ADC;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper presents a 10-bit 150-MS/s successive-approximation-register (SAR) analog-to-digital converter (ADC). Firstly, combining the merged capacitor switching scheme (MCS scheme) with the split capacitive digital-to-analog converter (split CDAC), a novel capacitor switching scheme is presented which greatly improve the power efficiency of the ADC. Moreover, the use of a non-binary redundancy algorithm corrects the incomplete settling of the CDAC and increases the sample rate of the ADC. The ADC achieves an SNDR of 51.5 dB for a 15 MHz input and 49.6 dB for a 74.5 MHz input, and the total power consumption is 537 mu W from a 1.2-V supply.
引用
收藏
页数：6
相关论文
共 50 条
  • [31] A 10-bit 120-MS/s SAR ADC With Reference Ripple Cancellation Technique
    Shen, Yi
    Tang, Xiyuan
    Shen, Linxiao
    Zhao, Wenda
    Xin, Xin
    Liu, Shubin
    Zhu, Zhangming
    Sathe, Visvesh S.
    Sun, Nan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (03) : 680 - 692
  • [32] A 10-bit 120-MS/s SAR ADC with Reference Ripple Cancellation Technique
    Shen Y.
    Tang X.
    Shen L.
    Zhao W.
    Xin X.
    Liu S.
    Zhu Z.
    Sathe V.S.
    Sun N.
    Tang, Xiyuan (xitang@utexas.edu), 2020, Institute of Electrical and Electronics Engineers Inc., United States (55) : 680 - 692
  • [33] A 10-bit Low-Power SAR ADC With a Tunable Series Attenuation Capacitor
    Filipovic, Lado
    MacEachern, Leonard
    2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 399 - 402
  • [34] A 1.33 μW 10-bit 200KS/s SAR ADC with a tri-level based capacitor switching procedure
    Zhu, Zhangming
    Xiao, Yu
    Wang, Weitie
    Guan, Yuheng
    Liu, Lianxi
    Yang, Yintang
    MICROELECTRONICS JOURNAL, 2013, 44 (12) : 1132 - 1137
  • [35] A 10-bit Split-Capacitor SAR ADC with DAC Imbalance Estimation and Calibration
    Tan, Siyu
    Mastantuono, Daniele
    Strandberg, Roland
    Sundstrom, Lars
    Andreani, Pietro
    Palm, Mattias
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [36] A 100MS/s 10-bit Split-SAR ADC with Capacitor Mismatch Compensation Using Built-In Calibration
    Choi, Yongsuk
    Kim, Yong-Bin
    Jung, In-Seok
    2016 IEEE 25TH NORTH ATLANTIC TEST WORKSHOP (NATW), 2016, : 1 - 5
  • [37] A 150 MS/s 10-bit CMOS Pipelined Subranging ADC with Time Constant Reduction Technique
    Fan, Xian Ping
    Chan, Pak Kwong
    Chee, Piew Yoong
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (05) : 719 - 727
  • [38] A 10-bit 50-MS/s Asynchronous SAR ADC in 65nm CMOS
    Zhao, Jiecheng
    Huang, Zhixiang
    Hou, Xueshi
    2022 IEEE 14TH INTERNATIONAL CONFERENCE ON ADVANCED INFOCOMM TECHNOLOGY (ICAIT 2022), 2022, : 225 - 229
  • [39] A 10-bit 16-MS/s Ultra Low Power SAR ADC for IoT Applications
    Yan, Na
    Kang, Cheng
    Mu, Geng
    Chen, Sizheng
    Wang, Maodong
    Min, Hao
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 759 - 761
  • [40] A 10-bit 100-MS/s SAR ADC with Always-on Reference Ripple Cancellation
    Tang, Xiyuan
    Shen, Yi
    Xin, Xin
    Liu, Shubin
    Cai, Jueping
    Zhu, Zhangming
    Sun, Nan
    2020 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2020,
12345