Formal Verification Techniques for Model Transformations Specified By-Demonstration

被引:0
|
作者
Gabmeyer, Sebastian [1 ]
机构
[1] Vienna Univ Technol, Inst Software Technol & Interact Syst, A-1040 Vienna, Austria
关键词
Model transformations; model checking; theorem proving; by-demonstration specification; model-driven development; CALCULUS; LOGIC;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Model transformations play an essential role in many aspects of model-driven development. By-demonstration approaches provide a user-friendly tool for specifying reusable model transformations. Here, a modeler performs the model transformation only once by hand and an executable transformation is automatically derived. Such a transformation is characterized by the set of pre- and postconditions that are required to be satisfied prior and after the execution of the transformation. However, the automatically derived conditions are usually too restrictive or incomplete and need to be refined manually to obtain the intended model transformation. As model transformations may be specified improperly despite the use of by-demonstration development approaches, we propose to employ formal verification techniques to detect inconsistent and erroneous transformations. In particular, we conjecture that methods drawn from software model checking and theorem proving might be employed to verify certain correctness properties of model transformations.
引用
收藏
页码:390 / 393
页数:4
相关论文
共 50 条
  • [41] Formal techniques solidify power-grid verification
    Sequence Design Inc.
    EDN, 2006, 21 (71-79)
  • [42] A Visual Tradeoff Space for Formal Verification and Validation Techniques
    Drusinsky, Doron
    Michael, James Bret
    Shing, Man-Tak
    IEEE SYSTEMS JOURNAL, 2008, 2 (04): : 513 - 519
  • [43] Panel : Formal verification techniques : Industrial status and perspectives
    Moussa, I
    Pacalet, R
    Blasquez, J
    van Hulst, M
    Fedeli, A
    Lambert, JL
    Borrione, D
    Hanoch, C
    Bricaud, P
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 1050 - 1050
  • [44] Industrial strength formal verification techniques for hardware designs
    Rajan, SP
    Shankar, N
    Srivas, MK
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 208 - 212
  • [45] Formal verification techniques based on Boolean satisfiability problem
    Li, XW
    Li, GH
    Shao, M
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2005, 20 (01) : 38 - 47
  • [46] A Survey on Formal Verification and Validation Techniques for Internet of Things
    Krichen, Moez
    APPLIED SCIENCES-BASEL, 2023, 13 (14):
  • [47] Formal Verification Techniques Based on Boolean Satisfiability Problem
    Xiao-Wei Li
    Guang-Hui Li
    Ming Shao
    Journal of Computer Science and Technology, 2005, 20 : 38 - 47
  • [48] Formal Techniques for Hardware/Software Co-Verification
    Kroening, Daniel
    Srivas, Mandayam
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : LVII - LVIII
  • [49] Automatic optimization techniques for formal verification of asynchronous circuits
    Boubekeur, M.
    Schellekens, M. P.
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 283 - 286
  • [50] Formal verification and software product lines - Using formal verification techniques to verify designs within a product line
    Kishi, Tomoji
    Noda, Natsuko
    COMMUNICATIONS OF THE ACM, 2006, 49 (12) : 73 - 77