共 50 条
- [42] A Visual Tradeoff Space for Formal Verification and Validation Techniques IEEE SYSTEMS JOURNAL, 2008, 2 (04): : 513 - 519
- [43] Panel : Formal verification techniques : Industrial status and perspectives DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 1050 - 1050
- [44] Industrial strength formal verification techniques for hardware designs TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 208 - 212
- [46] A Survey on Formal Verification and Validation Techniques for Internet of Things APPLIED SCIENCES-BASEL, 2023, 13 (14):
- [47] Formal Verification Techniques Based on Boolean Satisfiability Problem Journal of Computer Science and Technology, 2005, 20 : 38 - 47
- [48] Formal Techniques for Hardware/Software Co-Verification 2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : LVII - LVIII
- [49] Automatic optimization techniques for formal verification of asynchronous circuits 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 283 - 286