An analytical mobility model for square Gate-All-Around MOSFETs

被引:5
|
作者
Tienda-Luna, I. M. [1 ]
Roldan, J. B. [1 ]
Ruiz, F. G. [1 ]
Blanque, C. M. [1 ]
Gamiz, F. [1 ]
机构
[1] Univ Granada, Dept Elect & Tecnol Comp, E-18071 Granada, Spain
关键词
SOI; Multi-gate devices; Silicon GM MOSFET; Mobility model; Surface-roughness mobility; Phonon mobility; SURFACE-ROUGHNESS; STRAINED-SI; SCATTERING; CHARGE;
D O I
10.1016/j.sse.2013.02.058
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A low-field mobility model for square GAA MOSFETs has been developed. The model is analytical and explicit, so it can be used in device simulators and, most importantly, in compact models of these Multi-gate devices for circuit simulation purposes. We have made use of a simulator that includes quantum effects to characterize the electron mobility of square GAA MOSFETs with different sizes for the usual gate voltages and operation regimes. The dependencies with the silicon core lateral size, the inversion charge and the surface roughness are included. The phonon, surface roughness and Coulomb mobility components are modeled separately by means of the Matthiessen rule. Finally, we have performed a comparison between our model and experimental results for validation purposes. We find that the experimental results are well reproduced by our model. (C) 2013 Elsevier Ltd. All rights reserved.
引用
收藏
页码:18 / 22
页数:5
相关论文
共 50 条
  • [41] InAs Gate-all-around Nanowire MOSFETs by Top-down Approach
    Wu, H.
    Lou, X. B.
    Si, M.
    Zhang, J. Y.
    Gordon, R. G.
    Tokranov, V.
    Oktyabrsky, S.
    Ye, P. D.
    2014 72ND ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2014, : 213 - +
  • [42] Potential and Quantum Threshold Voltage Modeling of Gate-All-Around Nanowire MOSFETs
    Pandian, M.
    Balamurugan, N.
    Pricilla, A.
    ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2013, 2013 (2013)
  • [43] Modeling, verification and comparison of short-channel double gate and gate-all-around MOSFETs
    Kolberg, S.
    Borli, H.
    Fjeldly, T. A.
    MATHEMATICS AND COMPUTERS IN SIMULATION, 2008, 79 (04) : 1107 - 1115
  • [44] Modeling gate-all-around Si/SiGe MOSFETs and circuits for digital applications
    Kumar, Subindu
    Kumari, Amrita
    Das, Mukul Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (01) : 47 - 60
  • [45] Modeling of Quasi-Ballistic Silicon Cylindrical Gate-All-Around MOSFETs
    Vimala, P.
    JOURNAL OF NANO RESEARCH, 2015, 32 : 51 - U74
  • [46] Modeling gate-all-around Si/SiGe MOSFETs and circuits for digital applications
    Subindu Kumar
    Amrita Kumari
    Mukul Kumar Das
    Journal of Computational Electronics, 2017, 16 : 47 - 60
  • [47] Compact-modeling solutions for nanoscale double-gate and gate-all-around MOSFETs
    Iniguez, Benjamin
    Fjeldly, Tor A.
    Lazaro, Antonio
    Danneville, Francois
    Deen, M. Jamal
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2128 - 2142
  • [48] CMOS Compatible Gate-All-Around Vertical Silicon-Nanowire MOSFETs
    Yang, B.
    Buddharaju, K. D.
    Teo, S. H. G.
    Fu, J.
    Singh, N.
    Lo, G. Q.
    Kwong, D. L.
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 318 - 321
  • [49] GeSn Vertical Gate-all-around Nanowire n-type MOSFETs
    Junk, Yannik
    Frauenrath, Marvin
    Han, Yi
    Diaz, Omar Concepcion
    Bae, Jin-Hee
    Hartmann, Jean-Michel
    Gruetzmacher, Detlev
    Buca, Dan
    Zhao, Qing-Tai
    ESSDERC 2022 - IEEE 52ND EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2022, : 364 - 367
  • [50] Two-dimensional confinement effects in gate-all-around (GAA) MOSFETS
    Baie, X
    Colinge, JP
    SOLID-STATE ELECTRONICS, 1998, 42 (04) : 499 - 504