Low Cost Hardware Implementation of LEA-128 Encryption using Bit-Serial Technique

被引：0

作者：

Choi, Byungjun ^{[1
]}

Kim, Bohun ^{[1
]}

Park, Jongsun ^{[1
]}

机构：

[1] Korea Univ, Sch Elect Engn, Seoul, South Korea

来源：

2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC) | 2018年

关键词：

LEA; Bit-Serial;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The Lightweight Encryption Algorithm (LEA) is a block cipher algorithm developed to provide confidentiality in high-speed environments, big data, cloud, and mobile devices. There is an issue that these security algorithms' modules must be small in area and power in order to be loaded onto resource constraint devices such as passive RFID. In this paper, for the first time in LEA which is one of the block ciphers, Bit-Serial technique is used to realize small area and power. Using Samsung 65nm process, we could obtain 2240GE which is 49.8% less in terms of area compared to the state-of-the-art area-optimized LEA-128. The IP designed in this paper can be applied as a security module to resource constraint devices.

引用

页码：46 / 47

页数：2

共 45 条

[1] A bit-serial implementation of the International Data Encryption Algorithm IDEA
Leong, MP
Cheung, OYH
Tsoi, KH
Leong, PHW
2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, : 122 - 131
[2] Bit-serial arithmetic: A novel approach to fuzzy hardware implementation
Dick, Scott
Gaudet, Vincent
Bai, Huiqing
2008 ANNUAL MEETING OF THE NORTH AMERICAN FUZZY INFORMATION PROCESSING SOCIETY, VOLS 1 AND 2, 2008, : 312 - 317
[3] Low-cost Advanced Encryption Standard (AES) VLSI architecture: A minimalist bit-serial approach
Hernandez, OJ
Sodon, T
Adel, M
PROCEEDINGS OF THE IEEE SOUTHEASTCON 2004: EXCELLENCE IN ENGINEERING, SCIENCE, AND TECHNOLOGY, 2005, : 121 - 125
[4] A Hardware Implementation of Word-Parallel Bit-Serial Polynomial Basis Multiplier
Cho, Yong Suk
Choi, Jae Yeon
COMPUTER APPLICATIONS FOR GRAPHICS, GRID COMPUTING, AND INDUSTRIAL ENVIRONMENT, 2012, 351 : 176 - +
[5] A General Hardware Trojan Technique Targeted on Lightweight Cryptography with Bit-Serial Structure
Yang, Yijun
Wu, Liji
Yuan, Ye
Zhang, Xiangmin
Lecture Notes of the Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering, LNICST, 2019, 284 : 647 - 655
[6] Design and implementation of bit-serial FIR filter using FPGA
Dawoud, DS
Zibani, I
CCCT 2003, VOL 5, PROCEEDINGS: COMPUTER, COMMUNICATION AND CONTROL TECHNOLOGIES: II, 2003, : 175 - 180
[7] Low-Power and Low-Cost Dedicated Bit-Serial Hardware Neural Network for Epileptic Seizure Prediction System
Kueh, Si Mon
Kazmierski, Tom J.
IEEE JOURNAL OF TRANSLATIONAL ENGINEERING IN HEALTH AND MEDICINE, 2018, 6
[8] Bit-serial digital filter implementation using a custom C compiler
Cyca, Dan
Turner, Laurence E.
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 534 - +
[9] Hardware implementation of an additive bit-serial algorithm for the discrete logarithm modulo 2k
Li, L
Fit-Florea, A
Thomton, MA
Matula, DW
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN, 2005, : 130 - 135
[10] In-Memory Low-Cost Bit-Serial Addition Using Commodity DRAM Technology
Ali, Mustafa E.
Jaiswal, Akhilesh
Roy, Kaushik
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (01) : 155 - 165

← 1 2 3 4 5 →