Design and Improvement of a Frequency Synthesizer Based on PLL plus DDS plus PLL

被引：0
|
作者：
Sun Ying [1 ]
Yin Mei-liang [2 ]
Xie Teng [1 ]
机构：
[1] China Satellite Maritime Tracking & Control Dept, Jiangyin, Jiangsu, Peoples R China
[2] China Elect Technol Corp, Res Inst 10, Chengdu, Sichuan, Peoples R China
来源：
PROCEEDINGS OF THE 2017 2ND JOINT INTERNATIONAL INFORMATION TECHNOLOGY, MECHANICAL AND ELECTRONIC ENGINEERING CONFERENCE (JIMEC 2017) | 2017年 / 62卷
关键词：
Frequency Synthesizer; PLL plus DDS plus PLL structure; Co-frequency Interference; Countermeasure;
D O I：
暂无
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
A L-band high performance frequency synthesizer is presented for space TT&C channel. PLL+DDS+PLL structure is used to realize small step-size, high spectrum purity and low phase noise. Experimental result shows that its phase noise is better than -100dBc/Hz@10KHz and its spurious suppression is better than -75dBc. But the additive spurious results co-frequency interference. Find out the case of co-frequency interference and propose corresponding countermeasures by analysis.
引用
收藏
页码：546 / 549
页数：4
相关论文
共 50 条
  • [41] An Fast Lock Technique for Wide Band PLL Frequency Synthesizer Design
    Kuo, Ko-Chi
    Wu, Chi-Wei
    2014 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, ELECTRONICS AND ELECTRICAL ENGINEERING (ISEEE), VOLS 1-3, 2014, : 763 - 767
  • [42] PLL frequency synthesizer with an auxiliary programmable divider
    Sumi, Y
    Obote, S
    Kitai, N
    Furuhashi, R
    Matsuda, Y
    Fukui, Y
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 532 - 536
  • [43] A SELF-FREQUENCY PRESET PLL SYNTHESIZER
    SEKI, K
    KATO, S
    IEICE TRANSACTIONS ON COMMUNICATIONS, 1993, E76B (05) : 473 - 479
  • [44] A PLL Frequency Synthesizer Design for C-band Satellite Communications
    Zekri, Abdennour
    Abderrahmane, Lahcene Hadj
    2023 10TH INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN AIR AND SPACE TECHNOLOGIES, RAST, 2023,
  • [45] PLL frequency synthesizer for low power consumption
    Sumi, Y
    Syoubu, K
    Tsuda, K
    Obote, S
    Fukui, Y
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (03) : 461 - 465
  • [46] PLL as the Frequency Synthesizer with Continuous Phase Divider
    Raicevic, A. M.
    Popovic, B. M.
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2009, (05) : 47 - 50
  • [47] PLL frequency synthesizer with binary phase comparison
    Obote, S
    Sumi, Y
    Kitai, N
    Fukui, Y
    Itoh, Y
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (03) : 427 - 434
  • [48] Design of PLL frequency synthesizer by the method of extreme value phase margin
    Liu, Guanghu
    Dianzi Keji Daxue Xuebao/Journal of University of Electronic Science and Technology of China, 2001, 30 (06):
  • [49] Development of High Isolation Ping-Pong DDS-PLL based Frequency Synthesizer for Fast Frequency Hopping Applications
    Li, Jian-Yu
    Tang, Fu-Chun
    Hsien, Tsung-Hwa
    2018 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS (APMC), 2018, : 884 - 886
  • [50] Design of DDFS-driven PLL frequency synthesizer with reduced complexity
    Ryu, HG
    Kim, YY
    Yu, HM
    Ryu, SB
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2001, 47 (01) : 194 - 198
12345