3-D Analytical Modeling of Dual-Material Triple-Gate Silicon-on-Nothing MOSFET

被引：19
|
作者：
Banerjee, Pritha [1 ]
Sarkar, Subir Kumar [1 ]
机构：
[1] Jadavpur Univ, Dept Elect & Telecommun Engn, Kolkata 700032, India
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2017年 / 64卷 / 02期
关键词：
Dual-material triple gate (DMTG); DIBL; short-channel effects (SCEs); silicon-on-nothing (SON) MOSFETS; subthreshold swing; threshold voltage roll-off; SOI MOSFETS; THRESHOLD VOLTAGE;
D O I：
10.1109/TED.2016.2643688
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 3-D analytical model of a new structure, namely, dual-material triple-gate silicon-on-nothing MOSFET is proposed in this paper. 3-D Poisson's equation with proper boundary conditions was solved to obtain the surface potential variation of the structure considering the popular parabolic potential approximation, and the threshold voltage and electric field were calculated for the model. The proposed model's immunity to the various short-channel effects, such as threshold voltage roll-off, Drain-Induced Barrier Lowering (DIBL), and subthreshold swing, are also examined, and the impact of the various device parameters on the performance of the device is studied. The 3-D simulated results obtained using ATLAS, a device simulator from Silvaco, validate the analytical results obtained for this structure.
引用
收藏
页码：368 / 375
页数：8
相关论文
共 50 条
  • [31] An analytical drain current model for dual-material gate graded-channel and dual-oxide thickness cylindrical gate (DMG-GC-DOT) MOSFET
    Jaafar H.
    Aouaj A.
    Bouziane A.
    Iñiguez B.
    Nanoscience and Nanotechnology - Asia, 2019, 9 (02): : 291 - 297
  • [32] A Two-Dimensional (2D) Analytical Modeling and Improved Short Channel Performance of Graded-Channel Gate-Stack (GCGS) Dual-Material Double-Gate (DMDG) MOSFET
    Narendar Vadthiya
    Shweta Tripathi
    R. Bhavani Shankar Naik
    Silicon, 2018, 10 : 2399 - 2407
  • [33] Variability analysis of a graded-channel dual-material double-gate strained-silicon MOSFET with fixed charges
    Subba Rao Suddapalli
    Bheema Rao Nistala
    Journal of Computational Electronics, 2022, 21 : 243 - 252
  • [34] Variability analysis of a graded-channel dual-material double-gate strained-silicon MOSFET with fixed charges
    Suddapalli, Subba Rao
    Nistala, Bheema Rao
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2022, 21 (01) : 243 - 252
  • [35] Analytical model including the fringing-induced barrier lowering effect for a dual-material surrounding-gate MOSFET with a high-κ gate dielectric
    李聪
    庄奕琪
    张丽
    包军林
    ChinesePhysicsB, 2012, 21 (04) : 609 - 615
  • [36] Core-Shell Incorporated Analytical Modeling of a Dual-Material Gate Junctionless Nanowire: Extraction of Subthreshold Characteristics
    Bharti, Poornima
    Mittal, Poornima
    JOURNAL OF ELECTRONIC MATERIALS, 2025, 54 (04) : 3046 - 3059
  • [37] Suppression of Short Channel Effects (SCEs) by Dual Material Gate Vertical Surrounding Gate (DMGVSG) MOSFET: 3-D TCAD Simulation
    Chandar, Bhanu D.
    Vadthiya, Narendar
    Kumar, Alok
    Mishra, R. A.
    INTERNATIONAL CONFERENCE ON DESIGN AND MANUFACTURING (ICONDM2013), 2013, 64 : 125 - 132
  • [38] Nano Scale Dual Material Gate Silicon on Nothing Junctionless MOSFET for Improving Short Channel Effect and Analog Performance
    Wagaj, S. C.
    Chavan, Y. V.
    SMART TRENDS IN INFORMATION TECHNOLOGY AND COMPUTER COMMUNICATIONS, SMARTCOM 2016, 2016, 628 : 27 - 38
  • [39] 2-D analytical modeling of dual material gate fully depleted SOI MOSFET with high-k dielectric
    Luan Su-Zhen
    Liu Hong-Xia
    Jia Ren-Xu
    Cai Nai-Qiong
    ACTA PHYSICA SINICA, 2008, 57 (06) : 3807 - 3812
  • [40] Quantum Analytical Model for Inversion Charge and Threshold Voltage of Short-Channel Dual-Material Double-Gate SON MOSFET
    Naskar, Sourav
    Sarkar, Subir Kumar
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (09) : 2734 - 2740
12345