Double-Gilbert mixer with enhanced linearity in 65 nm low-power CMOS technology

被引：2

作者：

Schweiger, Kurt ^{[1
]}

Zimmermann, Horst ^{[1
]}

机构：

[1] Vienna Univ Technol, Inst Electrodynam Microwave & Circuit Engn, A-1040 Vienna, Austria

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2012年 / 71卷 / 02期

关键词：

Down-sampling mixer; Low power; Nanometer CMOS; Double-Gilbert mixer;

D O I：

10.1007/s10470-011-9781-8

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

An innovative double-Gilbert-type down-conversion mixer is presented. It is designed and fabricated in a 65 nm low-power digital CMOS process. The mixer is based on the simple Gilbert-type mixer and utilizes a second mixer as active load. A second parallel mixer branch with switchable RC elements enables a high gain or a high linearity setting. A high 3rd-order input referred intercept point of +11.1 dBm is measured at a clock frequency of 1.5 GHz. A maximum conversion gain of 10.9 dB is achieved. A total power consumption of 6.0 mW from a 1.2 V supply is measured at the high-gain setting.

引用

页码：313 / 317

页数：5

共 50 条

[41] Embedded Flash on a Low-Power 65-nm Logic Technology
Fong, S.
Ariyoshi, J.
Ema, T.
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (09) : 1261 - 1263
[42] RF Modeling of 45nm Low-Power CMOS Technology
Wang, Jing
Li, Hongmei
Pan, Li-Hong
Gogineni, Usha
Groves, Robert
Jagannathan, Basanth
Na, Myung-Hee
Tonti, William
Wachnik, Richard
NANOTECH CONFERENCE & EXPO 2009, VOL 3, TECHNICAL PROCEEDINGS: NANOTECHNOLOGY 2009: BIOFUELS, RENEWABLE ENERGY, COATINGS FLUIDICS AND COMPACT MODELING, 2009, : 628 - +
[43] A low-power 65-nm CMOS mixer linearized with IM2 injection for V2X applications
Ozkan, Bahadir
Zencir, Ertan
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 110 (03) : 489 - 497
[44] A low-power 65-nm CMOS mixer linearized with IM2 injection for V2X applications
Bahadır Özkan
Ertan Zencir
Analog Integrated Circuits and Signal Processing, 2022, 110 : 489 - 497
[45] A 77 GHz Low LO Power Mixer With a Split Self-Driven Switching Cell in 65 nm CMOS Technology
Kim, Seong-Kyun
Cui, Chenglin
Huang, Guochi
Kim, SoYoung
Kim, Byung-Sung
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2012, 22 (09) : 480 - 482
[46] A 5.2 GHz High Gain High Isolation Double Balance Gilbert Cell Mixer with linearity improvement in TSMC 180nm CMOS Technology for WLAN application
Saoudi, Hanen
Dhieb, Mohamed
Ghariani, Hamadi
Lahiani, Mongi
2017 18TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL AND COMPUTER ENGINEERING (STA), 2017, : 133 - 138
[47] Low-power UWB LNA and mixer using 0.18-μm CMOS technology
Karri, Satyanarayana Reddy
Arasu, M. Annamalai
Wong, King Wah
Zheng, Yuanjin
Lin, Fujiang
ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 259 - +
[48] A Low-Power ΣΔ ADC Optimized for GSM/EDGE Standard in 65-nm CMOS
Fakhoury, Hussein
Jabbour, Chadi
Khushk, Hasham
Van-Tam Nguyen
Loumeau, Patrick
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1109 - 1112
[49] A Low-Power GSM/EDGE/WCDMA Polar Transmitter in 65-nm CMOS
Youssef, Michael
Zolfaghari, Alireza
Mohammadi, Behnam
Darabi, Hooman
Abidi, Asad A.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (12) : 3061 - 3074
[50] A Low-Power Analog Cell for Implementing Spiking Neural Networks in 65 nm CMOS
Venker, John S.
Vincent, Luke
Dix, Jeff
JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2023, 13 (04)

← 1 2 3 4 5 →