Design of a Reconfigurable Chaos Gate with Enhanced Functionality Space in 65nm CMOS

被引：0

作者：

Shanta, Aysha S. ^{[1
]}

Majumder, Md. Badruddoja ^{[1
]}

Hasan, Md Sakib ^{[1
]}

Uddin, Mesbah ^{[1
]}

Rose, Garrett S. ^{[1
]}

机构：

[1] Univ Tennessee, Dept Elect Engn & Comp Sci, Knoxville, TN 37996 USA

来源：

2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2018年

关键词：

Chaos computing; logic obfuscation; CMOS; VLSI; hardware security; IMPLEMENTATION;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a three transistor circuit has been implemented in a standard 65 nm CMOS technology. The circuit has been used as a map to generate discrete-time chaotic signals. The map circuit has been combined with another map circuit in order to build a chaotic generator. The circuit is compact since it uses only twelve transistors in total to generate different Boolean functions as part of a chaotic computer. The total power consumption of the chaotic generator is only 18.4 mu W and the area is 0.556 mu m(2). The circuit can be used as a logic gate and has been designed to generate various functions using multiple configurations. The number of functionalities of the chaos gate has been increased by altering the bias and threshold voltages.

引用

页码：1016 / 1019

页数：4

共 50 条

[41] Design Tradeoffs in a 0.5V 65nm CMOS Folded Cascode OTA
Cabebe, Marie Joyce
Gallego, Charlee Dave
Hizon, John Richard
Alarcon, Louis
2013 IEEE TENCON SPRING CONFERENCE, 2013, : 293 - 297
[42] Data Lane Design for Transmitter of 4.8Gbps Serdes in 65nm CMOS
Wang, Peng
Wang, Ziqiang
Zhang, Chun
Wang, Zhihua
2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
[43] Energy-Bandwidth Design Exploration of Silicon Photonic Interconnects in 65nm CMOS
Bahadori, Meisam
Polster, Robert
Rumley, Sebastien
Thonnart, Yvain
Gonzalez-Jimenez, Jose-Luis
Bergman, Keren
2016 IEEE OPTICAL INTERCONNECTS CONFERENCE (OI), 2016, : 2 - 3
[44] First pass MM-Wave Circuit Design in 65nm Digital CMOS
Lee, Fred S.
Aryanfar, Farshid
Werner, Carl W.
2009 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUTS IN RF SYSTEMS, DIGEST OF PAPERS, 2009, : 164 - 167
[45] Design of SPST/SPDT Switches in 65nm CMOS for 60GHz Applications
He, Jin
Zhang, Y. P.
APMC: 2008 ASIA PACIFIC MICROWAVE CONFERENCE (APMC 2008), VOLS 1-5, 2008, : 1946 - 1949
[46] Design and Analysis of Wide Tuning Range Ring VCO in 65nm CMOS Technology
Askari S.
Saneei M.
Salem S.
Radioelectronics and Communications Systems, 2019, 62 (5) : 232 - 240
[47] A Gate-level Pipelined 2.97GHz Self Synchronous FPGA in 65nm CMOS
Devlin, Benjamin
Ikeda, Makoto
Asada, Kunihiro
2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
[48] Mobility enhancement by strained nitride liners for 65nm CMOS logic design features
Ortolland, Claude
Morin, Pierre
Arnaud, Franck
Orain, Stephane
Reddy, Chandra
Chaton, Catherine
Stolk, Peter
TRANSISTOR SCALING- METHODS, MATERIALS AND MODELING, 2006, 913 : 53 - +
[49] A Programmable Gain Dynamic Residue Amplifier in 65nm CMOS
Germano, Manuel
Fernandez Bocco, Alvaro
Reyes, Benjamin T.
2023 ARGENTINE CONFERENCE ON ELECTRONICS, CAE, 2023, : 52 - 56
[50] A PVT-Tolerant Relaxation Oscillator in 65nm CMOS
Cimbili, B.
Wang, D.
Zhang, R. C.
Tan, X. L.
Chan, P. K.
PROCEEDINGS OF THE 2016 IEEE REGION 10 CONFERENCE (TENCON), 2016, : 2315 - 2318

← 1 2 3 4 5 →