Formal verification of systems with an unlimited number of components

被引:4
|
作者
Varekova, P. [1 ]
Zimmerova, B. [1 ]
Moravec, P. [1 ]
Cerna, I. [1 ]
机构
[1] Masaryk Univ, Fac Informat, Brno 60200, Czech Republic
关键词
D O I
10.1049/iet-sen:20080009
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
In many real component-based systems and patterns of component interaction, there can be identified a stable part ( such as control component, server, instance handler) and a number of uniform components of the same type ( users, clients, instances). Such systems, the so-called control-user systems, are often modelled using an in finite set of finite models of particular components, parameterised by the number of uniform components in the system. However, if the maximal number of components is not known, this results in in finite-state models, which cannot be directly verified with effective (finite-state) techniques, like model checking. In this case, more involved techniques have to be employed. A veri. cation technique for checking linear temporal logic (LTL)-like interaction properties on control-user systems with unlimited number of components using finite-state veri. cation is proposed. The method is based on computing a cutoff on the number of uniform components (users), such that if the system is proved to be correct for every number of user components up to the cutoff, it is guaranteed to be correct for any larger number of components. The authors de. ne the cutoff, prove that it guarantees the required property, introduce heuristics for computing the cutoff and demonstrate the overall technique on a number of previously published models.
引用
收藏
页码:532 / 546
页数:15
相关论文
共 50 条
  • [21] FORMAL DESCRIPTION AND VERIFICATION OF PRODUCTION SYSTEMS
    LIU, NK
    DILLON, T
    INTERNATIONAL JOURNAL OF INTELLIGENT SYSTEMS, 1995, 10 (04) : 399 - 442
  • [23] FORMAL VERIFICATION OF ALGORITHMS FOR CRITICAL SYSTEMS
    RUSHBY, JM
    VONHENKE, F
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1993, 19 (01) : 13 - 23
  • [24] Formal Verification of Dynamically Reconfigurable Systems
    Yanase, Ryo
    Sakai, Tatsunori
    Sakai, Makoto
    Yamane, Satoshi
    2015 IEEE 4TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE), 2015, : 71 - 75
  • [25] Formal Specification and Verification of Industrial Control Logic Components
    Ljungkrantz, Oscar
    Akesson, Knut
    Fabian, Martin
    Yuan, Chengyin
    IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, 2010, 7 (03) : 538 - 548
  • [26] FORMAL VERIFICATION TOOLS INCREASE IN NUMBER, IMPROVE IN QUALITY
    TUCK, B
    COMPUTER DESIGN, 1995, 34 (10): : 42 - 42
  • [27] Formal and Joint Verification of Control Programs and Supervision Interfaces for Socio-technical Systems Components
    Mesli-Kesraoui, S.
    Toguyeni, A.
    Bignon, A.
    Oquendo, F.
    Kesraoui, D.
    Berruet, P.
    IFAC PAPERSONLINE, 2016, 49 (19): : 426 - 431
  • [29] SERVICING OF AN IRREGULAR FLOW OF DEMANDS IN SYSTEMS WITH AN UNLIMITED NUMBER OF UNITS
    ABOLNIKO.LM
    ENGINEERING CYBERNETICS, 1965, (03): : 10 - &
  • [30] On Formal Specification of Software Components and Systems
    Flynn, Sharon
    Hamlet, Dick
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2006, 161 : 91 - 107