Formal verification of systems with an unlimited number of components

被引:4
|
作者
Varekova, P. [1 ]
Zimmerova, B. [1 ]
Moravec, P. [1 ]
Cerna, I. [1 ]
机构
[1] Masaryk Univ, Fac Informat, Brno 60200, Czech Republic
关键词
D O I
10.1049/iet-sen:20080009
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
In many real component-based systems and patterns of component interaction, there can be identified a stable part ( such as control component, server, instance handler) and a number of uniform components of the same type ( users, clients, instances). Such systems, the so-called control-user systems, are often modelled using an in finite set of finite models of particular components, parameterised by the number of uniform components in the system. However, if the maximal number of components is not known, this results in in finite-state models, which cannot be directly verified with effective (finite-state) techniques, like model checking. In this case, more involved techniques have to be employed. A veri. cation technique for checking linear temporal logic (LTL)-like interaction properties on control-user systems with unlimited number of components using finite-state veri. cation is proposed. The method is based on computing a cutoff on the number of uniform components (users), such that if the system is proved to be correct for every number of user components up to the cutoff, it is guaranteed to be correct for any larger number of components. The authors de. ne the cutoff, prove that it guarantees the required property, introduce heuristics for computing the cutoff and demonstrate the overall technique on a number of previously published models.
引用
收藏
页码:532 / 546
页数:15
相关论文
共 50 条
  • [1] Formal Verification of Hardware Components in Critical Systems
    Khan, Wilayat
    Kamran, Muhammad
    Naqvi, Syed Rameez
    Khan, Farrukh Aslam
    Alghamdi, Ahmed S.
    Alsolami, Eesa
    WIRELESS COMMUNICATIONS & MOBILE COMPUTING, 2020, 2020
  • [2] Reuse of components in formal modeling and verification of distributed control systems
    Vyatkin, Valeriy
    Hanisch, Hans-Michael
    ETFA 2005: 10TH IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION, VOL 1, PTS 1 AND 2, PROCEEDINGS, 2005, : 129 - 134
  • [3] Formal Verification for Components and Connectors
    Baier, Christel
    Blechmann, Tobias
    Klein, Joachim
    Klueppelholz, Sascha
    FORMAL METHODS FOR COMPONENTS AND OBJECTS, 2009, 5751 : 82 - 101
  • [4] SOME FORMAL SYSTEMS FOR UNLIMITED THEORY OF STRUCTURES AND CATEGORIES
    FEFERMAN, S
    JOURNAL OF SYMBOLIC LOGIC, 1974, 39 (02) : 374 - 375
  • [5] Formal verification of reconfigurable systems
    Rahim, Muhammad Abdul Basit Ur
    Raheem, Muhammad Ahsan Ur
    Sohail, Muhammad Khalid
    Farid, Mohammad Atif
    Mufti, Muhammad Rafiq
    SOFT COMPUTING, 2023,
  • [6] Formal verification of digital systems
    Swamy, G
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 213 - 217
  • [7] Formal verification of stabilizing systems
    Siegel, M
    FORMAL TECHNIQUES IN REAL-TIME AND FAULT-TOLERANT SYSTEMS, 1998, 1486 : 158 - 172
  • [8] On the formal verification of hybrid systems
    Guéguen, H
    Zaytoon, J
    CONTROL ENGINEERING PRACTICE, 2004, 12 (10) : 1253 - 1267
  • [9] Formal Verification of Cyberphysical Systems
    Michael, James Bret
    Drusinsky, Doron
    Wijesekera, Duminda
    COMPUTER, 2021, 54 (09) : 15 - 24
  • [10] Formal verification of privacy for RFID systems
    Bruso, Mayla
    Chatzikokolakis, Konstantinos
    den Hartog, Jerry
    2010 23RD IEEE COMPUTER SECURITY FOUNDATIONS SYMPOSIUM (CSF), 2010, : 75 - 88