Dependence of charge trapping and tunneling on the silicon-nitride (Si3N4) thickness for tunnel barrier engineered nonvolatile memory applications

被引:34
|
作者
Jung, Myung-Ho [1 ]
Kim, Kwan-Su [1 ]
Park, Goon-Ho [1 ]
Cho, Won-Ju [1 ]
机构
[1] Kwangwoon Univ, Dept Elect Mat Engn, Seoul 139701, South Korea
关键词
electron traps; high-k dielectric thin films; hole traps; random-access storage; silicon compounds; tunnelling; LAYER; HFO2;
D O I
10.1063/1.3078279
中图分类号
O59 [应用物理学];
学科分类号
摘要
Charge trapping and tunneling characteristics of silicon-nitride (Si3N4) layer with various thicknesses were investigated for applications of tunnel barrier engineered nonvolatile memory (NVM). A critical thickness of Si3N4 layer for suppressing the charge trapping and enhancing the tunneling sensitivity of tunnel barrier were developed. Also, the charge trap centroid and charge trap density were extracted by constant current stress method. As a result, the optimization of Si3N4 thickness considerably improved the performances of NVM.
引用
收藏
页数:3
相关论文
共 50 条
  • [21] Speed Enhancement of WSi2 Nanocrystal Memory with Barrier-Engineered Si3N4/HfAlO Tunnel Layer
    Lee, Dong Uk
    Lee, Hyo Jun
    Kim, Eun Kyu
    You, Hee-Wook
    Cho, Won-Ju
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (06)
  • [22] Comparison of Fluorinated HfO2 and Si3N4 Charge Trapping Layer for Nonvolatile Flash Memories
    Chen, Yung-Yu
    Lei, Gen
    Shen, Yu-Jie
    Lin, Shin-Chieh
    Chen, Yih-Chien
    FERROELECTRICS, 2012, 435 : 38 - 45
  • [23] Effects of Si3N4 thickness on the electrical properties of oxide-nitride-oxide tunneling dielectrics
    An, Chee-Hong
    Lee, Myung Soo
    Kim, Hyoungsub
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2008, 155 (11) : G247 - G252
  • [24] Iridium Nanocrystal Thin-Film Transistor Nonvolatile Memory with Si3N4/SiO2 Stack of Asymmetric Tunnel Barrier
    Wang, Terry Tai-Jui
    Lu, Tien-Lin
    Wu, Chien-Hung
    Liu, Yu-Cheng
    Hung, Shih-Wei
    Hsieh, Ing-Jar
    Kuo, Cheng-Tzu
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (05)
  • [25] DUAL SI3N4 CHARGE TRAPPING LAYER (SONNOS) NONVOLATILE MEMORY WITH ULTRA-THIN BODY TRENCH POLY-SI JUNCTIONLESS FET FOR 3D NAND APPLICATIONS
    Wu, Yung-Chun
    Lin, Yu-Ru
    Chiang, Yi-Wei
    Wang, Wei-Cheng
    PROCEEDINGS OF THE ASME CONFERENCE ON INFORMATION STORAGE AND PROCESSING SYSTEMS, 2016, 2016,
  • [26] A SILICON NITRIDE(SI3N4)-STRONTIUM NITRIDE(SR3N2) SYSTEM
    GAUDE, J
    LANG, J
    COMPTES RENDUS HEBDOMADAIRES DES SEANCES DE L ACADEMIE DES SCIENCES SERIE C, 1969, 268 (20): : 1785 - &
  • [27] CARRIER TRANSPORT AND STORAGE IN SI3N4 FOR METAL NITRIDE OXIDE SEMICONDUCTOR MEMORY APPLICATIONS
    MARTIN, F
    AYMERICH, X
    CAMPABADAL, F
    ACERO, MC
    THIN SOLID FILMS, 1992, 213 (02) : 235 - 243
  • [28] Charge loss in WSi2 nanocrystals nonvolatile memory with SiO2/Si3N4/SiO2 tunnel layer
    Lee, Dong Uk
    Lee, Hyo Jun
    Kim, Eun Kyu
    You, Hee-Wook
    Cho, Won-Ju
    CURRENT APPLIED PHYSICS, 2011, 11 (02) : E6 - E9
  • [29] Ir Nanocrystals on Asymmetric Si3N4/SiO2 Tunneling Layer with Large Memory Window for Nonvolatile Memory Application
    Wang, Terry Tai-Jui
    Chen, Chao-Jui
    Teng, I-Ju
    Hsieh, Ing-Jar
    Kuo, Cheng-Tzu
    NANOSCIENCE AND NANOTECHNOLOGY LETTERS, 2011, 3 (02) : 235 - 239
  • [30] Silicon Nitride (Si3N4) Implants: The Future of Dental Implantology?
    Badran, Zahi
    Struillou, Xavier
    Hughes, Francis J.
    Soueidan, Assem
    Hoornaert, Alain
    Ide, Mark
    JOURNAL OF ORAL IMPLANTOLOGY, 2017, 43 (03) : 240 - 244